summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/r600/r600_shader.c
Commit message (Expand)AuthorAgeFilesLines
* r600g: merge r600_bo with r600_resourceMarek Olšák2011-09-301-5/+5
* r600g: add flat non-interpolation support.Dave Airlie2011-09-161-2/+31
* r600g: fix shadow rect samplersMarek Olšák2011-09-101-3/+6
* r600g: use SAMPLE_LB for OPCODE_TXBMarek Olšák2011-09-101-3/+6
* r600g: add support for shadow array samplersMarek Olšák2011-09-101-7/+29
* r600g: add TXQ and TXF supportDave Airlie2011-09-061-7/+20
* r600g: add initial evergreen integer opcode supportDave Airlie2011-09-061-27/+139
* r600g: fill out missing entries in opcode tables.Dave Airlie2011-08-241-0/+36
* r600g: rename bc -> bytecodeMarek Olšák2011-08-161-312/+312
* r600g: remove an unused parameter from r600_bo_destroyMarek Olšák2011-08-161-3/+1
* r600g: use buffer_map/unmap from radeon_winsysMarek Olšák2011-08-161-1/+1
* r600g: Add support for ROUND, v2Lauri Kasanen2011-08-101-3/+3
* r600g: take into account force_add_cf in popsVadim Girlin2011-08-031-15/+24
* r600g: fix up vs export handlingAlex Deucher2011-07-291-0/+6
* r600g: use file_max instead of file_count to determine reg offsetChristian König2011-07-241-3/+3
* r600g: LIT: clamp negative src.y to 0Vadim Girlin2011-07-101-5/+24
* r600g: Store the chip class directly in r600_bc.Henri Verbeet2011-07-091-3/+1
* r600g: Replace the CHIPREV_* defines with the chip_class enum.Henri Verbeet2011-07-091-21/+21
* r600g: Get rid of the superfluous family field from r600_shader.Henri Verbeet2011-07-091-5/+4
* r600g: introduce r600_bc_src_toggle_neg helper and fix SUB & LRPVadim Girlin2011-07-081-2/+7
* r600g: introduce r600_bc_src_set_abs helper and fix LOGVadim Girlin2011-07-081-8/+18
* r600g: RSQ: clear NEG for operandVadim Girlin2011-07-081-0/+1
* r600g: LIT: swap MUL_LIT operands to fix 0^0Vadim Girlin2011-07-081-6/+5
* r600g: eg+ support for FS_COLOR0_WRITES_ALL_CBUFSAlex Deucher2011-06-241-28/+49
* r600g: implement fragment and vertex color clampVadim Girlin2011-06-241-6/+46
* r600g: LIT: fix x&y slots orderVadim Girlin2011-06-241-11/+11
* r600g: reorder LIT instructions to support src == dstPierre-Eric Pelloux-Prayer2011-06-211-35/+36
* r600g: fix LIT to handle src==dst properlyVadim Girlin2011-06-181-1/+3
* r600g: fix RSQ to use abs value of operand on evergreenVadim Girlin2011-06-181-1/+1
* r600g: fix TXD src regs needing fetching.Mike Kaplinskiy2011-06-151-46/+50
* r600g: use inlines for some common tex instr setup code.Mike Kaplinskiy2011-06-151-11/+24
* r600g: fix TXD when shadowing is enabled.Mike Kaplinskiy2011-06-151-3/+13
* r600g: add TXD support.Dave Airlie2011-06-151-5/+56
* r600g: skip SPI setup for position and face inputsVadim Girlin2011-06-141-4/+0
* r600g: Put shaders into immutable buffers.Mathias Fröhlich2011-06-131-1/+2
* r600g: add initial cayman acceleration support.Dave Airlie2011-05-251-141/+692
* r600g: don't lookup a vs semantic for position/face.Dave Airlie2011-05-251-0/+4
* r600g: print opcodes names instead of numbersMarek Olšák2011-04-291-1/+3
* r600g: Unify comment style somewhat.Henri Verbeet2011-04-251-3/+5
* r600g: Cleanup the big endian support a bit.Henri Verbeet2011-04-251-13/+7
* r600g: fix glsl-fs-abs-negDave Airlie2011-04-241-0/+2
* r600g: add big endian support for r6xx/r7xxCédric Cano2011-04-191-3/+18
* r600g: Handle texture fetch instructions with relative addressingFabian Bieler2011-03-271-0/+1
* r600g: Handle texture fetch instructions with neg or abs on source registerFabian Bieler2011-03-271-3/+5
* r600g: Handle texture fetch instructions with swizzle on source registerFabian Bieler2011-03-271-10/+20
* r600g: Move r600_pipe_shader_ps() to r600_state.c.Henri Verbeet2011-03-141-95/+0
* r600g: Move r600_pipe_shader_vs() to r600_state.c.Henri Verbeet2011-03-141-49/+0
* r600g: Evergreen add support for log opcode.Rafael Monica2011-03-141-1/+1
* r600g: Only update DB_SHADER_CONTROL once in r600_pipe_shader_ps().Mathias Fröhlich2011-03-131-16/+13
* r600g: Simplify some swizzle lookups.Henri Verbeet2011-03-071-75/+14
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-22 19:12:21 +0000