summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/r600/r600_pipe.c
Commit message (Expand)AuthorAgeFilesLines
* gallium: introduce PIPE_CAP_FENCE_SIGNAL v2Andres Rodriguez2018-01-301-0/+1
* r600: add ARB_query_buffer_object supportDave Airlie2018-01-291-2/+2
* r600: enable ARB_enhanced_layoutsDave Airlie2018-01-191-1/+1
* r600: add support for ARB_shader_clock.Dave Airlie2018-01-181-1/+1
* gallium: remove PIPE_CAP_USER_CONSTANT_BUFFERSMarek Olšák2018-01-171-1/+0
* gallium: remove PIPE_CAP_TEXTURE_SHADOW_MAPMarek Olšák2018-01-171-1/+0
* gallium: remove PIPE_CAP_TWO_SIDED_STENCILMarek Olšák2018-01-171-1/+0
* gallium: plumb context priority through to driverRob Clark2017-12-191-0/+1
* r600: only reported tgsi ir compute support on evergreen+Dave Airlie2017-12-181-1/+3
* r600: export robust buffer accessDave Airlie2017-12-181-1/+1
* r600: export GLSL 430Dave Airlie2017-12-181-1/+1
* r600/cs: add compute support to capsDave Airlie2017-12-181-2/+2
* r600: add ARB_shader_storage_buffer_object support (v3)Dave Airlie2017-12-011-2/+6
* r600: add cull distance supportDave Airlie2017-11-211-1/+2
* r600: enable ARB_shader_image_load_store, ARB_shader_image_sizeDave Airlie2017-11-171-3/+9
* r600: add support for hw atomic counters. (v3)Dave Airlie2017-11-101-0/+15
* gallium: add CAPs to support HW atomic counters. (v3)Dave Airlie2017-11-101-0/+2
* util: move os_time.[ch] to src/utilNicolai Hähnle2017-11-091-1/+1
* gallium: add PIPE_CAP_SIGNED_VERTEX_BUFFER_OFFSETMarek Olšák2017-11-061-0/+1
* gallium: add cap for driver specified max combined shader resources.Dave Airlie2017-11-011-0/+1
* gallium: Create a new PIPE_CAP_TILE_RASTER_ORDER for vc4.Eric Anholt2017-10-101-0/+1
* gallium: add PIPE_CAP_TGSI_ANY_REG_AS_ADDRESSMarek Olšák2017-10-061-0/+1
* gallium: add LDEXP TGSI instruction and corresponding capNicolai Hähnle2017-09-291-0/+1
* r600: fork and import gallium/radeonMarek Olšák2017-09-261-2/+2
* gallium: Add PIPE_SHADER_CAP_INT64_ATOMICSJan Vesely2017-09-211-0/+1
* gallium: Add PIPE_SHADER_CAP_FP16Jan Vesely2017-09-181-0/+1
* gallium: introduce PIPE_CAP_LOAD_CONSTBUFTimothy Arceri2017-09-151-0/+1
* gallium/radeon: sort DBG shader flags according to pipe_shader_typeMarek Olšák2017-09-041-1/+1
* radeonsi: set drirc compiler options before calling common screen initNicolai Hähnle2017-08-041-1/+1
* gallium: introduce PIPE_CAP_MEMOBJTimothy Arceri2017-08-031-0/+1
* gallium: add pipe_screen_config to screen_create functionsNicolai Hähnle2017-08-021-2/+3
* gallium: add PIPE_QUERY_SO_OVERFLOW_ANY_PREDICATE and corresponding capNicolai Hähnle2017-08-021-0/+1
* gallium: add PIPE_CAP_NIR_SAMPLERS_AS_DEREFNicolai Hähnle2017-07-311-0/+1
* gallium/radeon: pass create_screen flags to r600_common_screen_initMarek Olšák2017-06-231-2/+2
* gallium: add PIPE_CAP_BINDLESS_TEXTURESamuel Pitoiset2017-06-141-0/+1
* r600g: set pipe_context::priv = NULLMarek Olšák2017-06-121-1/+2
* gallium: Add a cap to check if the driver supports ARB_post_depth_coverageLyude2017-06-021-0/+1
* r600/eg: add support for tracing IBs after a hang.Dave Airlie2017-06-011-0/+7
* radeon: rename has_uvd info to has_hw_decodeLeo Liu2017-05-251-1/+1
* gallium: add PIPE_CAP_ALLOW_MAPPED_BUFFERS_DURING_EXECUTIONMarek Olšák2017-05-171-0/+1
* gallium: add PIPE_CAP_CAN_BIND_CONST_BUFFER_AS_VERTEXMarek Olšák2017-05-101-0/+1
* gallium: add PIPE_SHADER_CAP_TGSI_SKIP_MERGE_REGISTERSSamuel Pitoiset2017-04-261-0/+1
* gallium: add PIPE_CAP_TGSI_TES_LAYER_VIEWPORTNicolai Hähnle2017-04-141-0/+1
* Revert "r600g: get rid of dummy pixel shader"Marek Olšák2017-04-121-0/+9
* r600g: get rid of dummy pixel shaderConstantine Kharlamov2017-04-101-9/+0
* gallium: add PIPE_CAP_TGSI_BALLOTNicolai Hähnle2017-04-051-0/+1
* gallium: add sparse buffer interface and capabilityNicolai Hähnle2017-04-051-0/+1
* gallium: Add a cap to check if the driver supports fill_rectangleLyude2017-03-311-0/+1
* gallium: remove support for predicates from TGSI (v2)Marek Olšák2017-04-011-2/+0
* gallium: add PIPE_CAP_TGSI CLOCKNicolai Hähnle2017-03-311-0/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-16 02:56:32 +0000