| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
|
|
|
|
| |
This is reliant on a drm patch that I posted on the list + a version bump.
These will appear in drm-next today.
Signed-off-by: Dave Airlie <[email protected]>
|
|
|
|
|
|
|
| |
add support for the 32-bit types, also fixup the
export setting to handle types with channels > 11 bits properly
Signed-off-by: Dave Airlie <[email protected]>
|
|
|
|
|
|
|
|
| |
this just adds the ioctl interface and sets the tile type
and array mode in the correct place.
This seems to bring eg 1D tiling to the same level, and issues
as on r600. No idea how to address 2D yet.
|
|
|
|
| |
Signed-off-by: Alex Deucher <[email protected]>
|
|
|
|
|
|
|
|
|
|
| |
This only works on r600/r700 so far, evergreen doesn't appear
to have the multiwrite enable bit in the color control, so we
may have to actually do a shader rewrite on EG hardware.
remove some duplicate code reg defines also.
Signed-off-by: Dave Airlie <[email protected]>
|
|
|
|
| |
SFR -> SRF.
|
|
|
|
| |
Add explicit EVENT_TYPE field
|
| |
|
|
|
|
|
|
|
|
|
|
|
| |
Discard fractional bits from linewidth. This matches the nvidia
closed drivers, my reading of the OpenGL SI and current llvmpipe
behaviour.
It looks a lot nicer & avoids ugliness where lines alternate between n
and n+1 pixels in width along their length.
Also fix up r600g to match.
|
| |
|
| |
|
| |
|
| |
|
|
|
|
| |
this sets up a single loop constant like r600c does.
|
|
|
|
| |
just a typo in the register headers.
|
| |
|
|
|
|
| |
there are some vertex formats defined in r600c not in the docs.
|
|
|
|
|
| |
These need to be emitted, we also need them to do proper vtx start,
instead of abusing index offset.
|
|
|
|
|
| |
although evergreen can apparantly sample direct from 24-bit,
just make it work with the current method for now.
|
|
|
|
|
|
|
|
| |
Build packet header once and allow to add fake register support so
we can handle things like indexed set of register (evergreen sampler
border registers for instance.
Signed-off-by: Jerome Glisse <[email protected]>
|
|
|
|
|
|
| |
Doesn't bother fixing old path code, just disable that reg.
Signed-off-by: Jerome Glisse <[email protected]>
|
|
|
|
| |
Signed-off-by: Jerome Glisse <[email protected]>
|
|
|
|
| |
Signed-off-by: Jerome Glisse <[email protected]>
|
|
|
|
| |
adds the sscaled formats, this passes some more of the draw-vertices tests.
|
|
|
|
|
|
| |
This doesn't work yet.
Signed-off-by: Jerome Glisse <[email protected]>
|
|
|
|
| |
Signed-off-by: Tilman Sauerbeck <[email protected]>
|
|
|
|
| |
Signed-off-by: Tilman Sauerbeck <[email protected]>
|
|
|
|
| |
evergreen is always the same as r700 here.
|
|
adds shader opcodes + assembler support (except ARL)
uses constant buffers
add interp instructions in fragment shader
adds all evergreen hw states
adds evergreen pm4 support.
this runs gears for me on my evergreen
|