| Commit message (Expand) | Author | Age | Files | Lines |
* | gm107/ir: fix bit offset of tex lod setting for indirect texturing | Ilia Mirkin | 2016-10-18 | 1 | -1/+1 |
* | gm107/ir: fix texturing with indirect samplers | Ilia Mirkin | 2016-10-18 | 1 | -0/+10 |
* | nv50/ir: constant fold OP_SPLIT | Tobias Klausmann | 2016-10-14 | 1 | -0/+18 |
* | nv50: enable ARB_enhanced_layouts | Ilia Mirkin | 2016-10-13 | 1 | -1/+1 |
* | nvc0/ir: be more careful about preserving modifiers in SHLADD creation | Ilia Mirkin | 2016-10-13 | 1 | -7/+5 |
* | nvc0: enable ARB_enhanced_layouts | Samuel Pitoiset | 2016-10-13 | 1 | -1/+1 |
* | nvc0/ir: fix textureGather with a single offset | Ilia Mirkin | 2016-10-12 | 1 | -2/+2 |
* | nv50/ir: copy over value's register id when resolving merge of a phi | Ilia Mirkin | 2016-10-12 | 1 | -1/+3 |
* | gallium: add PIPE_CAP_TGSI_ARRAY_COMPONENTS | Nicolai Hähnle | 2016-10-12 | 3 | -0/+3 |
* | nv50/ir: optimize ADD(SHL(a, b), c) to SHLADD(a, b, c) | Samuel Pitoiset | 2016-10-12 | 1 | -0/+87 |
* | nvc0: fix valid range for shader buffers | Samuel Pitoiset | 2016-10-10 | 3 | -0/+3 |
* | nvc0/ir: fix overwriting of value backing non-constant gather offset | Ilia Mirkin | 2016-10-10 | 1 | -2/+2 |
* | nv50/ir: only stick one preret per function | Ilia Mirkin | 2016-10-10 | 1 | -4/+7 |
* | nv50/ir: fix wrong check when optimizing MAD to SHLADD | Samuel Pitoiset | 2016-10-07 | 1 | -1/+1 |
* | nvc0: dump program binary only when NV50_PROG_DEBUG is set | Samuel Pitoiset | 2016-10-07 | 1 | -1/+1 |
* | nvc0: expose ARB_compute_variable_group_size | Samuel Pitoiset | 2016-10-07 | 1 | -2/+6 |
* | nv50/ir: set number of threads/block for variable local size | Samuel Pitoiset | 2016-10-07 | 1 | -0/+2 |
* | gallium: add PIPE_COMPUTE_CAP_MAX_VARIABLE_THREADS_PER_BLOCK | Samuel Pitoiset | 2016-10-07 | 2 | -0/+4 |
* | nv50/ir: optimize sub(a, 0) to a | Karol Herbst | 2016-10-06 | 1 | -0/+3 |
* | nvc0: dump program binary when chipset has been forced | Samuel Pitoiset | 2016-10-05 | 1 | -0/+5 |
* | nv50/ra: let simplify return an error and handle that | Karol Herbst | 2016-10-05 | 1 | -5/+7 |
* | nv50/ir: teach insnCanLoad() about SHLADD | Samuel Pitoiset | 2016-09-29 | 1 | -0/+2 |
* | nv50/ir: optimize SHLADD(a, b, c) to MOV((a << b) + c) | Samuel Pitoiset | 2016-09-29 | 1 | -0/+3 |
* | nv50/ir: optimize SHLADD(a, b, 0x0) to SHL(a, b) | Samuel Pitoiset | 2016-09-29 | 1 | -0/+8 |
* | nv50/ir: optimize IMAD to SHLADD in presence of power of 2 | Samuel Pitoiset | 2016-09-29 | 1 | -0/+7 |
* | nvc0/ir: add emission for SHLADD | Samuel Pitoiset | 2016-09-29 | 3 | -0/+127 |
* | nv50/ir: add preliminary support for SHLADD | Samuel Pitoiset | 2016-09-29 | 5 | -7/+17 |
* | nvc0: update GM107 sched control codes format | Samuel Pitoiset | 2016-09-29 | 2 | -23/+23 |
* | nv50/ir: fix comments about instructions info | Samuel Pitoiset | 2016-09-26 | 1 | -2/+3 |
* | nvc0: allow to force compiling programs in debug build | Samuel Pitoiset | 2016-09-26 | 1 | -9/+10 |
* | nv50/ir: drop unused NVISA_XXX_CHIPSET constants | Samuel Pitoiset | 2016-09-26 | 1 | -2/+0 |
* | nvc0: get rid of nvc0_stage_sampler_states_bind_range() | Samuel Pitoiset | 2016-09-19 | 1 | -74/+9 |
* | nvc0: get rid of nvc0_stage_set_sampler_views_range() | Samuel Pitoiset | 2016-09-19 | 1 | -89/+15 |
* | nv50/ir: optimize SUB(a, b) to MOV(a - b) | Samuel Pitoiset | 2016-09-18 | 1 | -0/+10 |
* | gk110/ir: fix wrong emission of OP_NOT | Samuel Pitoiset | 2016-09-18 | 1 | -1/+1 |
* | nvc0/ir: fix subops for IMAD | Samuel Pitoiset | 2016-09-17 | 1 | -4/+6 |
* | nvc0/ir: fix comments about instructions info | Samuel Pitoiset | 2016-09-17 | 1 | -2/+3 |
* | gm107/ir: allow indirect inputs to be loaded by frag shader | Ilia Mirkin | 2016-09-10 | 2 | -5/+21 |
* | gm107/ir: AL2P writes to a predicate register | Ilia Mirkin | 2016-09-10 | 1 | -0/+1 |
* | gallium: remove PIPE_BIND_TRANSFER_READ/WRITE | Marek Olšák | 2016-09-08 | 3 | -12/+6 |
* | gk110/ir: fix quadop dall emission | Ilia Mirkin | 2016-09-04 | 1 | -2/+2 |
* | nvc0/ir: allow min/max instructions to be dual-issued in pairs | Karol Herbst | 2016-09-03 | 1 | -2/+12 |
* | nv50,nvc0: respect render condition enable flag when clearing rt/zs | Ilia Mirkin | 2016-09-03 | 2 | -12/+24 |
* | nvc0/ir: don't dual-issue ops that depend or interfere with each other | Karol Herbst | 2016-09-03 | 3 | -14/+23 |
* | nvc0: reduce the initial code segment size to 512KB | Samuel Pitoiset | 2016-09-01 | 1 | -1/+1 |
* | nvc0: allow to resize the code segment dynamically | Samuel Pitoiset | 2016-09-01 | 1 | -1/+24 |
* | nvc0: add a new bin for the code segment | Samuel Pitoiset | 2016-09-01 | 2 | -4/+6 |
* | nvc0: add nvc0_screen_resize_text_area() helper | Samuel Pitoiset | 2016-09-01 | 3 | -10/+40 |
* | nvc0: re-upload currently bound shaders after code eviction | Samuel Pitoiset | 2016-09-01 | 1 | -0/+27 |
* | nvc0: refactor the program upload process | Samuel Pitoiset | 2016-09-01 | 3 | -32/+59 |