summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/nouveau/codegen
Commit message (Expand)AuthorAgeFilesLines
* gm107/ir: add fp64 rsqKarol Herbst2019-02-063-3/+128
* gm107/ir: add fp64 rcpKarol Herbst2019-02-063-4/+270
* gk104/ir: Use the new rcp/rsq in libraryKarol Herbst2019-02-063-15/+334
* gk110/ir: Use the new rcp/rsq in libraryBoyan Ding2019-02-065-0/+42
* gk110/ir: Add rsq f64 implementationBoyan Ding2019-02-062-2/+109
* gk110/ir: Add rcp f64 implementationBoyan Ding2019-02-062-4/+235
* nvc0: fix 3d images on keplerIlia Mirkin2019-02-061-20/+26
* nvc0/ir: fix second tex argument after levelZero optimizationIlia Mirkin2019-02-062-25/+24
* nvc0/ir: always use CG mode for loads from atomic-only buffersIlia Mirkin2019-02-061-2/+12
* nvc0/ir: replace cvt instructions with add to improve shader performanceKarol Herbst2019-02-052-0/+64
* gm107/ir: disable TEXS for tex with derivAll setKarol Herbst2019-01-182-1/+3
* nv50/ir: disable tryCollapseChainedMULs in ConstantFolding for precise instru...Karol Herbst2019-01-181-1/+1
* nv50/ir: add support for converting ATOMFADD to proper irIlia Mirkin2018-12-261-0/+4
* nv50/ir: fix use-after-free in ConstantFolding::visitKarol Herbst2018-12-091-33/+49
* nv50/ir: initialize relDegree staticlyKarol Herbst2018-12-091-7/+16
* nv50/ir: remove dnz flag when converting MAD to ADD due to optimizationsIlia Mirkin2018-11-241-0/+3
* nv50/ir/ra: enforce max register requirement, and change spill orderIlia Mirkin2018-11-164-16/+26
* nv50/ir/ra: improve condition for short regs, unify with cond for 16-bitIlia Mirkin2018-11-161-7/+7
* nv50/ir: delete MINMAX instruction that is no longer in the BBIlia Mirkin2018-11-161-1/+1
* gm107/ir: fix compile time warning in getTEXSMaskKarol Herbst2018-11-071-0/+1
* gm107/ir: use scalar tex instructions where possibleKarol Herbst2018-11-062-3/+317
* nv50/ir: add scalar field to TexInstructionsKarol Herbst2018-11-062-1/+6
* nv50/ra: add condenseDef overloads for partial condensesKarol Herbst2018-11-061-8/+21
* nv50/ir: print color masks of tex instructionsKarol Herbst2018-11-061-4/+33
* nouveau: remove unused class memberEric Engestrom2018-10-301-1/+0
* nv50/ir: fix ConstantFolding::createMul for 64 bit mulsKarol Herbst2018-10-201-1/+1
* nv50/ir: fix link-time build failureRhys Perry2018-09-231-1/+1
* nvc0: fix bindless multisampled images on Maxwell+Rhys Perry2018-09-223-5/+45
* nvir: Always split 64-bit IMAD/IMUL operationsPierre Moreau2018-09-131-1/+1
* nv50/ir: silence partitionLoadStore() unused function warningRhys Kidd2018-08-291-2/+2
* nv50/ir,nvc0: use constant buffers for compute when possible on Kepler+Rhys Perry2018-08-271-10/+8
* nv50/ir: optimize multiplication by 16-bit immediates into two xmadsRhys Perry2018-08-271-0/+10
* nv50/ir: optimize near power-of-twos into shladdRhys Perry2018-08-271-0/+27
* nv50/ir: move a * b -> a << log2(b) code into createMul()Rhys Perry2018-08-271-15/+30
* nv50/ir: optimize imul/imad to xmadsRhys Perry2018-08-272-1/+56
* gm107/ir: add support for OP_XMAD on GM107+Rhys Perry2018-08-273-1/+71
* nv50/ir: add preliminary support for OP_XMADRhys Perry2018-08-277-5/+85
* nvc0/ir: return 0 in imageLoad on incomplete texturesKarol Herbst2018-08-042-3/+31
* gm200/ir: optimize rcp(sqrt) to rsqKarol Herbst2018-08-041-1/+10
* gm200/ir: add native OP_SQRT supportKarol Herbst2018-08-044-2/+14
* nv50/ir: move LateAlgebraicOpt back to right after ConstantFoldingRhys Perry2018-07-191-1/+1
* nv50/ir: handle SHLADD in IndirectPropagationRhys Perry2018-07-191-0/+12
* gm107/ir: use CS2R for SV_CLOCKRhys Perry2018-07-193-2/+25
* nv50/ir: fix Instruction::isActionEqual for PHI instructionsKarol Herbst2018-07-071-0/+6
* nvc0/ir: use the combined tid special registerRhys Perry2018-07-079-0/+61
* nvc0: implement multisampled images on Maxwell+Rhys Perry2018-07-043-30/+45
* nv50/ir: handle clipvertex for geom and tess shaders as wellKarol Herbst2018-07-021-1/+6
* nv50/ir: improve maintainability of Target*::initOpInfo()Rhys Perry2018-06-292-23/+28
* nv50/ir: fix image stores with indirect handlesRhys Perry2018-06-291-4/+5
* nvc0/ir: fix TargetNVC0::insnCanLoadOffset()Rhys Perry2018-06-281-0/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-16 19:49:06 +0000