index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
gallium
/
drivers
/
ilo
/
ilo_resource.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
ilo: move ilo_layout.[ch] to core as ilo_image.[ch]
Chia-I Wu
2015-05-02
1
-32
/
+31
*
ilo: add ilo_format.[ch] to core
Chia-I Wu
2015-05-02
1
-1
/
+1
*
ilo: move intel_winsys to ilo_dev_info
Chia-I Wu
2015-05-02
1
-6
/
+6
*
ilo: clarify valid and preferred tilings
Chia-I Wu
2015-03-07
1
-0
/
+3
*
ilo: add more convenient intel_bo_{ref,unref}()
Chia-I Wu
2015-03-06
1
-10
/
+7
*
ilo: add intel_bo_set_tiling()
Chia-I Wu
2015-03-06
1
-13
/
+20
*
ilo: replace intel_tiling_mode by gen_surface_tiling
Chia-I Wu
2015-03-06
1
-11
/
+55
*
ilo: use an accessor for dev->gen
Chia-I Wu
2014-09-12
1
-2
/
+3
*
ilo: replace domains by reloc flags
Chia-I Wu
2014-08-26
1
-12
/
+9
*
ilo: migrate to ilo_layout
Chia-I Wu
2014-08-19
1
-1288
/
+93
*
ilo: try unblocking a transfer with a staging bo
Chia-I Wu
2014-07-28
1
-4
/
+54
*
ilo: enable persistent and coherent transfers
Chia-I Wu
2014-07-28
1
-2
/
+15
*
ilo: check the tilings of imported handles
Chia-I Wu
2014-07-24
1
-30
/
+36
*
ilo: clean up resource bo renaming
Chia-I Wu
2014-07-24
1
-45
/
+57
*
ilo: share some code between {tex,buf}_create_bo
Chia-I Wu
2014-07-24
1
-59
/
+55
*
ilo: use native 3-component vertex formats on GEN7.5+
Chia-I Wu
2014-07-24
1
-1
/
+3
*
ilo: raise texture size limits
Chia-I Wu
2014-07-15
1
-3
/
+6
*
ilo: move away from drm_intel_bo_alloc_tiled
Chia-I Wu
2014-07-15
1
-236
/
+293
*
ilo: replace bo alloc flags by initial domains
Chia-I Wu
2014-03-10
1
-8
/
+11
*
ilo: remove intel_bo_get_size()
Chia-I Wu
2014-03-10
1
-0
/
+17
*
ilo: pipe_texture::usage is not a bitfield
Chia-I Wu
2014-02-22
1
-1
/
+1
*
ilo: set ILO_TEXTURE_CPU_WRITE for imported textures
Chia-I Wu
2014-02-22
1
-3
/
+10
*
ilo: disable HiZ for misaligned levels
Chia-I Wu
2014-01-14
1
-5
/
+80
*
ilo: decide on hiz first in texture allocation
Chia-I Wu
2014-01-14
1
-64
/
+64
*
ilo: use HALIGN_4 on GEN7 for depth buffers
Chia-I Wu
2014-01-14
1
-11
/
+1
*
ilo: OOM for HiZ is fatal on GEN6
Chia-I Wu
2014-01-14
1
-2
/
+7
*
ilo: fix a HiZ bo leakage
Chia-I Wu
2014-01-14
1
-0
/
+3
*
ilo: enable HiZ
Chia-I Wu
2014-01-08
1
-7
/
+41
*
ilo: rename and add an accessor for texture slices
Chia-I Wu
2014-01-08
1
-7
/
+9
*
ilo: add support for HiZ allocation
Chia-I Wu
2014-01-08
1
-1
/
+77
*
ilo: refactor separate stencil allocation
Chia-I Wu
2014-01-08
1
-20
/
+27
*
gallium, intel: Implements new __DRI_IMAGE_USE_LINEAR and PIPE_BIND_LINEAR fl...
Axel Davy
2013-09-06
1
-1
/
+1
*
ilo: honor surface padding requirements
Chia-I Wu
2013-07-10
1
-0
/
+53
*
ilo: update winsys interface
Chia-I Wu
2013-06-12
1
-7
/
+14
*
ilo: get rid of function tables in winsys
Chia-I Wu
2013-06-12
1
-12
/
+10
*
ilo: remove unnecessary tex_set_bo/buf_set_bo
Chia-I Wu
2013-06-12
1
-42
/
+18
*
ilo: add support for stencil resources on GEN7+
Chia-I Wu
2013-05-16
1
-1
/
+49
*
ilo: simplify ilo_texture_get_slice_offset()
Chia-I Wu
2013-05-15
1
-51
/
+36
*
ilo: rework ilo_texture
Chia-I Wu
2013-05-14
1
-541
/
+730
*
ilo: rename ilo_resource to ilo_texture
Chia-I Wu
2013-05-14
1
-154
/
+154
*
ilo: move transfer-related functions to a new file
Chia-I Wu
2013-05-14
1
-447
/
+3
*
ilo: Initialize read_back in transfer_map_sys.
Vinson Lee
2013-05-10
1
-1
/
+1
*
ilo: add support for PIPE_FORMAT_ETC1_RGB8
Chia-I Wu
2013-05-09
1
-5
/
+56
*
ilo: support mapping with a staging system buffer
Chia-I Wu
2013-05-09
1
-0
/
+77
*
ilo: allow for different mapping methods
Chia-I Wu
2013-05-09
1
-115
/
+187
*
ilo: allow bo format to differ from that requested
Chia-I Wu
2013-05-09
1
-14
/
+21
*
ilo: fix tiling/size for special-purpose resources
Chia-I Wu
2013-05-01
1
-2
/
+30
*
ilo: use UMS layout for render targets
Chia-I Wu
2013-05-01
1
-19
/
+99
*
ilo: support and prefer compact array spacing
Chia-I Wu
2013-05-01
1
-13
/
+64
*
ilo: add ilo_dev_info shared by the screen and contexts
Chia-I Wu
2013-05-01
1
-5
/
+5
[next]