summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/freedreno/ir3
Commit message (Expand)AuthorAgeFilesLines
* nir: add lower_all_io_to_temps flagTimothy Arceri2018-01-311-0/+1
* freedreno/ir3: "soft" depth scheduling for SFU instructionsRob Clark2018-01-141-9/+21
* freedreno/ir3: handle VTXID_BASE for indirect drawsRob Clark2017-12-191-2/+41
* freedreno/ir3: add ctx->mem_to_mem()Rob Clark2017-12-191-14/+2
* freedreno/a5xx: use vertex_id_zero_baseRob Clark2017-12-191-19/+0
* freedreno/ir3: handle input/output componentRob Clark2017-12-051-4/+6
* freedreno/ir3: relax barriersRob Clark2017-12-031-2/+2
* freedreno/ir3: all mem instructions have WAR hazzardRob Clark2017-12-031-1/+1
* freedreno/ir3: add a pass to lower tg4 to txl, enable gather on a4xxIlia Mirkin2017-11-254-2/+148
* freedreno/ir3: add texture gather supportRob Clark2017-11-181-1/+12
* freedreno/ir3: don't create split/fo if only writing .xRob Clark2017-11-121-0/+6
* freedreno/a5xx: indirect gridsRob Clark2017-11-122-9/+58
* freedreno/ir3: moar better schedulerRob Clark2017-11-125-58/+227
* freedreno/ir3: move macrosRob Clark2017-11-121-15/+15
* freedreno/ir3: image supportRob Clark2017-11-125-0/+337
* freedreno/ir3: shared variable supportRob Clark2017-11-123-2/+177
* freedreno/ir3: some SSBO cleanups/fixesRob Clark2017-11-122-15/+39
* freedreno/ir3: split out INSTR4F instructionsRob Clark2017-11-122-29/+64
* freedreno/ir3: cat6 encoding fixesRob Clark2017-11-124-32/+151
* freedreno/ir3: add barriersRob Clark2017-11-122-0/+55
* freedreno/ir3: invert is_same_type_mov() logicRob Clark2017-11-121-10/+16
* freedreno/ir3: add cat7 instructionsRob Clark2017-11-124-2/+79
* freedreno/ir3: add SSBO get_buffer_size() supportRob Clark2017-11-125-0/+114
* freedreno/ir3: extract helper for common constsRob Clark2017-11-121-34/+17
* freedreno/ir3: rename ir3_compile -> ir3_contextRob Clark2017-11-121-57/+57
* freedreno/ir3: correct # of dest components for intrinsicsRob Clark2017-11-101-1/+6
* freedreno/ir3: remove bogus assertRob Clark2017-11-101-1/+0
* freedreno/ir3: use a flag instead of setting PYTHONPATHRob Clark2017-10-241-4/+21
* nir: Get rid of nir_shader::stageJason Ekstrand2017-10-202-4/+4
* st/glsl_to_nir: move nir_lower_io to driversNicolai Hähnle2017-07-311-0/+6
* st/mesa: get rid of st_glsl_typesNicolai Hähnle2017-07-313-8/+18
* freedreno/ir3: fix load_front_face conversionIlia Mirkin2017-07-121-6/+3
* freedreno/ir3: lower arrays to regsRob Clark2017-05-232-150/+185
* freedreno/ir3: add put_dst()Rob Clark2017-05-231-0/+24
* freedreno/ir3: code-motionRob Clark2017-05-231-55/+55
* freedreno/ir3: fix cmdline compilerRob Clark2017-05-231-2/+0
* freedreno/ir3: add missing nir_opt_copy_prop_vars() passRob Clark2017-05-231-0/+1
* freedreno/ir3: need different compiler options for a5xxRob Clark2017-05-233-4/+27
* freedreno/ir3: fix crash with atomicsRob Clark2017-05-161-2/+9
* gallium: remove pipe_index_buffer and set_index_bufferMarek Olšák2017-05-101-1/+1
* nir: Embed the shader_info in the nir_shader againJason Ekstrand2017-05-092-3/+3
* freedreno/ir3: add macro to declare variable length arraysRob Clark2017-05-061-18/+21
* freedreno/ir3: compute shader supportRob Clark2017-05-043-19/+153
* freedreno/ir3: SSBO/atomic supportRob Clark2017-05-046-13/+309
* freedreno/ir3: resync instr-a3xx.h/disasm-a3xx.cRob Clark2017-05-045-19/+157
* freedreno: refactor dirty state handlingRob Clark2017-04-181-6/+6
* freedreno/ir3: split out per-stage emit_consts fxnsRob Clark2017-04-182-15/+35
* freedreno/ir3: refactor out helpers for comparing shader keysRob Clark2017-04-181-0/+51
* freedreno/ir3: add 'high' register classRob Clark2017-04-173-67/+131
* freedreno/ir3: small re-orderRob Clark2017-04-141-24/+23
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-26 02:41:28 +0000