summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/freedreno/ir3/ir3.c
Commit message (Expand)AuthorAgeFilesLines
* freedreno/ir3: array offset can be negativeRob Clark2016-01-161-1/+1
* freedreno/ir3: array reworkRob Clark2016-01-161-8/+27
* freedreno/ir3: add support for store instructionsRob Clark2015-07-271-4/+20
* freedreno/ir3: updated cat6 encodingRob Clark2015-07-271-6/+21
* freedreno/ir3: fix indirects trackingRob Clark2015-07-031-0/+11
* freedreno/ir3: cache defining instructionRob Clark2015-06-301-3/+4
* freedreno/ir3: fixes for indirect writesRob Clark2015-06-301-1/+0
* freedreno/ir3: block reshuffling and loops!Rob Clark2015-06-211-10/+50
* freedreno/ir3: a4xx encodes larger immed offsetRob Clark2015-06-211-1/+6
* freedreno/ir3: move inputs/outputs to shaderRob Clark2015-06-211-33/+13
* freedreno/ir3: introduce ir3_compiler objectRob Clark2015-06-211-1/+2
* freedreno/ir3/sched: convert to priority queueRob Clark2015-06-211-0/+1
* freedreno/ir3: use standard list implementationRob Clark2015-06-211-10/+17
* freedreno/ir3/asm: change assert to warningRob Clark2015-04-111-1/+4
* freedreno/a3xx: add UBO supportIlia Mirkin2015-04-051-1/+1
* freedreno/ir3: split float/int abs/negRob Clark2015-04-051-37/+34
* freedreno/ir3: bit of cleanupRob Clark2015-03-151-14/+3
* freedreno/ir3: fix register usage calculationsRob Clark2015-03-081-7/+14
* freedreno/ir3: handle flat bypass for a4xxRob Clark2015-03-031-0/+2
* freedreno/ir3: fix up cat6 instruction encodingsRob Clark2015-03-031-40/+22
* freedreno/ir3: make reg array dynamicRob Clark2015-01-071-7/+39
* freedreno: add adreno 420 supportRob Clark2014-11-151-5/+10
* freedreno/ir3: fix potential gpu lockup with killRob Clark2014-10-201-0/+11
* freedreno/ir3: large const supportRob Clark2014-10-151-1/+1
* Eliminate several cases of multiplication in arguments to callocCarl Worth2014-09-031-1/+1
* freedreno/ir3: split out shader compiler from a3xxRob Clark2014-07-251-0/+675
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-27 20:26:25 +0000