summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/cell/ppu
Commit message (Expand)AuthorAgeFilesLines
* cell: inst reorder to save a cycleBrian Paul2008-09-261-1/+1
* CELL: fix colormask code generationRobert Ellison2008-09-231-83/+78
* cell: Fixed bug with absolute, negate, set-negative logic in source fetch for...Jonathan White2008-09-221-9/+5
* cell: Added TRUNC, SWZ (extended) and XPD instructions, verified against soft...Jonathan White2008-09-221-45/+156
* cell: Added DPH instruction and verified against softpipe.Jonathan White2008-09-221-0/+41
* cell: Added FRC instructionJonathan White2008-09-191-0/+41
* cell: Added FLR instruction. Verified the following instructions match softp...Jonathan White2008-09-191-9/+20
* cell: Fixed bugs with DP3 and DP4, they match softpipe results now.Jonathan White2008-09-191-3/+37
* cell: flesh out support for other Z/stencil formatBrian Paul2008-09-191-36/+64
* cell: fix a commentBrian Paul2008-09-191-1/+1
* cell: change spe_complement() to take a src and dst reg, like other instructionsBrian Paul2008-09-192-4/+4
* CELL: add codegen for logic op, color maskRobert Ellison2008-09-191-6/+137
* cell: Added CMP instructionJonathan White2008-09-181-7/+7
* cell: Fix bug with complement logic for SGE and SLEJonathan White2008-09-181-4/+38
* cell: Added SGE and SLE instructions to dispatch functionJonathan White2008-09-181-0/+4
* cell: Added SGE and SLE instructionsJonathan White2008-09-181-0/+62
* CELL: finish fragment ops blending (except for unusual D3D modes)Robert Ellison2008-09-181-217/+329
* cell: example of doing fs/fm sequence with fnms in blendingBrian Paul2008-09-171-0/+18
* cell: dump generated code if CELL_DEBUG=asmBrian Paul2008-09-172-8/+19
* CELL: fleshing out the blending fragment opsRobert Ellison2008-09-173-12/+267
* cell: Added RCP and RSQ instruction support.Jonathan White2008-09-161-0/+48
* cell: Added DP3 and DP4 instructionsJonathan White2008-09-161-0/+81
* cell: Optimized LERP with fmaJonathan White2008-09-161-3/+2
* cell: Fixed MIN/MAX algorithmJonathan White2008-09-161-7/+3
* cell: export CELL_DEBUG=asm to dump SPU assembly codeBrian Paul2008-09-152-28/+29
* cell: Added LERP instructionJonathan White2008-09-151-1/+91
* cell: Added support for SLT, SEQ and SNE instructionsJonathan White2008-09-151-0/+100
* cell: Added support for ABS instructionJonathan White2008-09-151-1/+30
* Added support for SUB and MAD instructionsJonathan White2008-09-151-3/+58
* cell: implement negation, absolute value and set-sign for src regs in code genBrian Paul2008-09-131-2/+42
* cell: remove old disassembly/dump code; use dumper code in SPE emitter.Brian Paul2008-09-121-76/+28
* cell: implement DDX/DDY codegen (untested)Brian Paul2008-09-121-0/+37
* cell: implement TGSI immediates in SPE code generatorBrian Paul2008-09-121-12/+63
* cell: initial support for IF/ELSE/ENDIF in fragment shader codegenBrian Paul2008-09-121-18/+175
* cell: disable invalid spe_release_func() calls, fixes crash on exitBrian Paul2008-09-121-0/+4
* cell: fix non-debug build errorBrian Paul2008-09-121-2/+0
* cell: implement swizzling for src regsBrian Paul2008-09-121-3/+4
* cell: disable calls to old gen codeBrian Paul2008-09-121-2/+4
* cell: initial support for fragment shader code generation.Brian Paul2008-09-116-2/+589
* cell: minor improvements to fragment code-genBrian Paul2008-09-111-3/+11
* cell: put cell_ prefix on gen_fragment_function()Brian Paul2008-09-113-4/+4
* cell: fix typos in blend code-genBrian Paul2008-09-111-3/+3
* cell: disable NEW_VS emitBrian Paul2008-09-111-1/+3
* cell: checkpoint: remove more of the old per-fragment codeBrian Paul2008-09-112-56/+5
* cell: begin new blending code (both codegen and fallback paths)Brian Paul2008-09-111-44/+376
* cell: checkpoint commit of new per-fragment processingBrian Paul2008-09-115-5/+597
* cell: comments, etc.Brian Paul2008-09-112-11/+22
* cell: convert clear color if neededBrian Paul2008-09-051-0/+24
* cell: move batch buffer init codeBrian Paul2008-09-043-16/+32
* cell: commentsBrian Paul2008-09-041-2/+7
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-26 15:53:33 +0000