summaryrefslogtreecommitdiffstats
path: root/src/freedreno
Commit message (Expand)AuthorAgeFilesLines
* meson: move the generic symbols check arguments to a common variableEric Engestrom2019-11-051-1/+1
* meson: add variable to control the symbols checksEric Engestrom2019-11-051-1/+1
* util: rename PIPE_ARCH_*_ENDIAN to UTIL_ARCH_*_ENDIANDylan Baker2019-11-051-1/+1
* util/u_endian: set PIPE_ARCH_*_ENDIAN to 1Dylan Baker2019-11-051-1/+1
* turnip: Remove _mesa_locale_init/fini calls.Bas Nieuwenhuizen2019-10-311-3/+0
* freedreno/a2xx: add missing vertex formats (SSCALE/USCALE/FIXED)Jonathan Marek2019-10-301-1/+1
* util: remove LIST_IS_EMPTY macroTimothy Arceri2019-10-281-2/+2
* util: rename list_empty() to list_is_empty()Timothy Arceri2019-10-284-6/+6
* tu: fix empty-body instructionEric Engestrom2019-10-271-1/+1
* freedreno/ir3: handle the progress caseRob Clark2019-10-241-26/+35
* freedreno/ir3: remove restrictions on const + (abs)/(neg)Rob Clark2019-10-242-14/+6
* freedreno/ir3: allow copy-propagate out of fanoutRob Clark2019-10-241-7/+27
* freedreno/ir3: treat high vs low reg as conversionRob Clark2019-10-241-1/+7
* freedreno/ir3: propagate dest flags for collect/faninRob Clark2019-10-241-3/+9
* freedreno/ir3: make high regs easier to see in IR dumpsRob Clark2019-10-241-0/+2
* freedreno/ir3: debug cleanupRob Clark2019-10-244-42/+29
* freedreno/ir3: fixup register footprint fixupRob Clark2019-10-221-1/+1
* freedreno/ir3: handle scalarized varying inputsRob Clark2019-10-221-9/+12
* freedreno/ir3: Add missing ir3_nir_lower_tex_prefetch.c to Android.mkMarijn Suijten2019-10-211-0/+1
* nir/lower_idiv: add new llvm-based pathRhys Perry2019-10-211-1/+1
* freedreno/ir3: handle imad24_ir3 case in UBO loweringRob Clark2019-10-181-2/+27
* freedreno/ir3: add imul24 opcodeRob Clark2019-10-181-0/+3
* freedreno/ir3: optimize immed 2nd src to madRob Clark2019-10-181-2/+11
* freedreno/ir3: add rule to generate imad24Rob Clark2019-10-181-0/+5
* nir: add nir_lower_amul passRob Clark2019-10-182-0/+4
* freedreno/ir3: Handle newly added opcode nir_op_imad24_ir3Eduardo Lima Mitev2019-10-181-0/+3
* freedreno/ir3: rename mul.s/mul.uRob Clark2019-10-185-12/+12
* freedreno/ir3: enable pre-fs texture fetch for a6xxRob Clark2019-10-181-0/+6
* turnip: add support for pre-fs texture fetchRob Clark2019-10-181-3/+21
* freedreno/ir3: Add support for texture sampling pre-dispatchHyunjun Ko2019-10-181-2/+73
* freedreno/ir3: Add a NIR pass to select tex instructions eligible for pre-fetchEduardo Lima Mitev2019-10-183-0/+199
* freedreno/ir3: force i/j pixel to r0.xRob Clark2019-10-181-0/+22
* freedreno/ir3: add pre-dispatch tex fetch to disasmRob Clark2019-10-181-0/+10
* freedreno/ir3: add dummy bary.f(ei) for pre-fs-fetchRob Clark2019-10-181-0/+19
* freedreno/ir3: fixup register footprint to account for prefetchRob Clark2019-10-181-0/+14
* freedreno/ir3: add meta instruction for pre-fs texture fetchRob Clark2019-10-186-3/+33
* freedreno/ir3: don't DCE ij_pix if used for pre-fs-texture-fetchRob Clark2019-10-183-6/+14
* freedreno/ir3: track sysval slot for inputsRob Clark2019-10-183-0/+12
* freedreno/ir3: remove unused ir3_instruction::inoutRob Clark2019-10-183-5/+0
* freedreno/ir3: Add data structures to support texture pre-fetchHyunjun Ko2019-10-181-0/+37
* freedreno: update registersRob Clark2019-10-182-2/+23
* freedreno/a6xx: Implement PIPE_QUERY_PRIMITIVES_GENERATED for GSKristian H. Kristensen2019-10-172-0/+34
* freedreno/ir3: End VS with CHMASK and CHSH in GS pipelinesKristian H. Kristensen2019-10-171-1/+18
* freedreno/ir3: Start GS with (ss) and (sy)Kristian H. Kristensen2019-10-171-0/+13
* freedreno/ir3: Pre-color GS header and primitive IDKristian H. Kristensen2019-10-171-0/+9
* freedreno/ir3: Setup ir3 inputs and outputs for GSKristian H. Kristensen2019-10-171-3/+64
* freedreno/ir3: Implement primitive layout intrinsicsKristian H. Kristensen2019-10-173-0/+31
* freedreno/ir3: Implement lowering passes for VS and GSKristian H. Kristensen2019-10-178-2/+496
* freedreno/ir3: Add has_gs flag to shader keyKristian H. Kristensen2019-10-171-0/+4
* freedreno/ir3: Add intrinsics that map to LDLW/STLWKristian H. Kristensen2019-10-171-0/+75
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-17 19:38:25 +0000