aboutsummaryrefslogtreecommitdiffstats
path: root/src/freedreno/ir3
Commit message (Expand)AuthorAgeFilesLines
* freedreno/ir3/ra: only assign array base in first passRob Clark2020-04-281-1/+2
* freedreno/ir3/ra: split out helper for array assignmentRob Clark2020-04-281-48/+58
* freedreno/ir3/ra: use ir3_debug_print helperRob Clark2020-04-281-8/+2
* freedreno/ir3/ra: remove unused variableRob Clark2020-04-281-2/+0
* freedreno/ir3: Add support for disasm of cat2 float32 immediates.Eric Anholt2020-04-275-47/+86
* freedreno/ir3: Refactor out print_reg_src().Eric Anholt2020-04-271-10/+6
* freedreno/ir3: Convert remaining disasm src prints to reginfo.Eric Anholt2020-04-271-60/+92
* freedreno/ir3: Add a unit test for our disassembler.Eric Anholt2020-04-272-0/+141
* freedreno/ir3: Print a space after nop counts, like qcom's disasm.Eric Anholt2020-04-271-1/+1
* freedreno/ir3: Fix the disasm of half-float STG dests.Eric Anholt2020-04-271-1/+1
* freedreno/ir3: run nir_lower_packJonathan Marek2020-04-271-0/+1
* nir: add pack_32_2x16_split/unpack_32_2x16_split loweringJonathan Marek2020-04-271-4/+2
* ir3: Use shared mediump output loweringAlyssa Rosenzweig2020-04-271-49/+1
* ir3: Remove VARYING_SLOT_PNTC remapping hackConnor Abbott2020-04-251-12/+0
* ir3: Skip missing VS outputs in VS out map when linkingConnor Abbott2020-04-251-10/+50
* freedreno/ir3: Print @tex write mask using 0x%xKristian H. Kristensen2020-04-251-1/+1
* freedreno/ir3: Reset lex line number when we start parsingKristian H. Kristensen2020-04-251-0/+2
* freedreno/ir3: Parse, but ignore @in, @out and @tex headersKristian H. Kristensen2020-04-252-0/+21
* freedreno/ir3: Move ir3 assembler to backend compilerKristian H. Kristensen2020-04-253-1/+1224
* freedreno/ir3: fix incorrect conversion foldingJonathan Marek2020-04-241-0/+7
* freedreno/ir3: set even bit for f2f16_rtneJonathan Marek2020-04-241-2/+7
* freedreno/ir3: fix 16-bit ssbo accessJonathan Marek2020-04-243-5/+12
* freedreno/ir3: Fix sizing of the inputs/outputs array.Eric Anholt2020-04-231-13/+2
* freedreno/ir3: Fix driver_location of the added vertex_flags varying.Eric Anholt2020-04-231-7/+1
* ir3: Fix bug with shaders that only exit via discardConnor Abbott2020-04-222-0/+71
* ir3: Don't double-insert the first blockConnor Abbott2020-04-221-1/+0
* freedreno/ir3: Drop handling FRAG_RESULT_DEPTH writing to .zEric Anholt2020-04-211-3/+1
* ir3/ra: Fix off-by-one issues with live-range extensionConnor Abbott2020-04-183-2/+34
* ir3: Handle load_ubo_ir3 when promoting to constantsConnor Abbott2020-04-151-10/+30
* ir3: Fix LDC offset unitsConnor Abbott2020-04-156-11/+95
* freedreno/ir3: don't overwrite wrmask in ir3_SAMJonathan Marek2020-04-141-2/+2
* freedreno/ir3: fix emit_tex_info split_destJonathan Marek2020-04-141-2/+1
* ir3: Fix txs with bindlessConnor Abbott2020-04-141-3/+3
* freedreno/ir3/ra: cleanup some leftoversRob Clark2020-04-131-6/+0
* freedreno/ir3: rename depth->dceRob Clark2020-04-136-67/+17
* freedreno/ir3: better cleanup when removing unused instructionsRob Clark2020-04-134-10/+36
* freedreno/ir3/ra: handle array case for SFU select_reg optRob Clark2020-04-131-3/+10
* freedreno/ir3: add mov/cov statsRob Clark2020-04-133-4/+12
* freedreno/ir3/postsched: avoid moving tex ahead of killRob Clark2020-04-131-0/+18
* freedreno/ir3/postsched: remove some leftoversRob Clark2020-04-131-9/+0
* freedreno/ir3/sched: awareness of partial livenessRob Clark2020-04-131-1/+44
* freedreno/ir3: new pre-RA schedulerRob Clark2020-04-133-396/+426
* freedreno/ir3: fix location of inserted mov'sRob Clark2020-04-131-1/+11
* freedreno/ir3: simplify grouping passRob Clark2020-04-131-31/+18
* freedreno/ir3: make falsedep use's optionalRob Clark2020-04-133-4/+6
* freedreno/ir3: spiff out disasm a bitRob Clark2020-04-131-5/+17
* freedreno/ir3: CSE the up/downconversion of SEL's cond's size.Eric Anholt2020-04-133-7/+22
* freedreno/ir3: Stop doing b2n on the SEL condition.Eric Anholt2020-04-132-3/+11
* freedreno: Fix leak of binning shader variants.Eric Anholt2020-04-101-0/+2
* freedreno/ir3: Fix sz vs class confusionKristian H. Kristensen2020-04-102-6/+24
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-21 16:14:05 +0000