aboutsummaryrefslogtreecommitdiffstats
path: root/src/compiler
Commit message (Expand)AuthorAgeFilesLines
* st/glsl_to_nir: use nir based program resource list builderTimothy Arceri2019-12-134-5/+12
* glsl: add subroutine support to nir_build_program_resource_list()Timothy Arceri2019-12-131-2/+31
* glsl: add support for named varyings in nir_build_program_resource_list()Timothy Arceri2019-12-131-15/+286
* glsl: copy the new data fields when converting to nirTimothy Arceri2019-12-131-0/+4
* nir: add some fields to nir_variable_dataTimothy Arceri2019-12-131-0/+28
* glsl: copy the how_declared field when converting to nirTimothy Arceri2019-12-131-0/+10
* glsl: move nir_remap_dual_slot_attributes() call out of glsl_to_nir()Timothy Arceri2019-12-131-7/+0
* nir: Don't copy empty arrayTomeu Vizoso2019-12-121-2/+4
* vtn/opencl: add shuffle/shuffle supportDave Airlie2019-12-121-1/+52
* vtn: convert vload/store to single value loopsDave Airlie2019-12-121-11/+20
* nir: handle nir_deref_type_ptr_as_array in rematerialize_deref_in_blockKarol Herbst2019-12-111-0/+1
* spirv: add OpLifetime*Rob Clark2019-12-111-0/+4
* spirv: handle UniformConstant for OpenCL kernelsKarol Herbst2019-12-113-2/+19
* nir/tests: MSVC build fixKarol Herbst2019-12-111-14/+11
* nir/tests: add serializer testsKarol Herbst2019-12-112-0/+299
* nir/serialize: fix vec8 and vec16Karol Herbst2019-12-111-12/+17
* compiler/spirv: Fix uses of gnu struct = {} extensionPierre Moreau2019-12-111-1/+1
* glsl/nir: iterate the system values list when adding varyingsTimothy Arceri2019-12-051-25/+36
* glsl/tests: Use splitlines() instead of strip()Michel Dänzer2019-12-051-2/+2
* glsl: make use of active_shader_mask when building resource listTimothy Arceri2019-12-051-12/+1
* glsl: don't set uniform block as used when its notTimothy Arceri2019-12-052-2/+10
* glsl: move calculate_array_size_and_stride() to link_uniforms.cppTimothy Arceri2019-12-052-216/+218
* nir/lower_clip: Fix incorrect driver loc for clipdist outputsRob Clark2019-12-041-0/+11
* glsl: additional interface redeclaration check for SSO programsTapani Pälli2019-12-041-0/+54
* nir/load_store_vectorize: fix combining stores with aliasing loads betweenRhys Perry2019-12-042-2/+16
* nir/algebraic: Rearrange bcsel sequences generated by nir_opt_peephole_selectIan Romanick2019-12-021-0/+53
* nir/algebraic: Simplify some Inf and NaN avoidance codeIan Romanick2019-12-021-0/+9
* nir/opt_peephole_select: Don't count some unary operationsIan Romanick2019-12-021-1/+15
* nir/lower_io_to_vector: don't create arrays when not neededRhys Perry2019-12-021-1/+7
* nir/samplers: don't zero samplers_used/txf.Dave Airlie2019-12-021-3/+0
* glsl: handle max uniform limits with lower_const_arrays_to_uniformsTapani Pälli2019-11-283-5/+40
* driconf, glsl: Add a vs_position_always_invariant optionKenneth Graunke2019-11-271-0/+6
* nir: Make algebraic backtrack and reprocess after a replacement.Eric Anholt2019-11-262-22/+97
* nir: Refactor algebraic's block walkEric Anholt2019-11-261-31/+31
* nir: Maintain the algebraic automaton's state as we work.Connor Abbott2019-11-262-38/+78
* nir: Add a scheduler pass to reduce maximum register pressure.Eric Anholt2019-11-254-0/+1093
* nir: add load/store vectorizer testsRhys Perry2019-11-252-0/+1763
* nir: add a load/store vectorization passRhys Perry2019-11-253-0/+1313
* nir: add nir_num_variable_modes and nir_var_mem_push_constRhys Perry2019-11-252-2/+9
* nir: no-op C99 _Pragma() with MSVCBrian Paul2019-11-231-0/+7
* nir/serialize: support any num_components for remaining instructionsMarek Olšák2019-11-231-4/+13
* nir/serialize: use 3 unused bits in intrinsic for packed_const_indicesMarek Olšák2019-11-231-11/+10
* nir/serialize: don't serialize redundant nir_intrinsic_instr::num_componentsMarek Olšák2019-11-231-6/+16
* nir/serialize: serialize writemask for vec8 and vec16Marek Olšák2019-11-231-9/+16
* nir/serialize: serialize swizzles for vec8 and vec16Marek Olšák2019-11-231-8/+43
* nir/serialize: reuse the writemask field for 2 src X swizzles of SSA ALUMarek Olšák2019-11-231-3/+33
* nir/serialize: remove up to 3 consecutive equal ALU instruction headersMarek Olšák2019-11-231-16/+65
* nir/serialize: try to pack both deref array src into 32 bitsMarek Olšák2019-11-231-5/+28
* nir/serialize: cleanup - fold nir_deref_type_var cases into switchesMarek Olšák2019-11-231-16/+19
* nir/serialize: try to put deref->var index into the unused bits of the headerMarek Olšák2019-11-231-10/+23
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-29 09:44:37 +0000