summaryrefslogtreecommitdiffstats
path: root/src/compiler/nir
Commit message (Expand)AuthorAgeFilesLines
* nir: Add tests for nir_extract_bitsJason Ekstrand2019-11-112-0/+167
* nir/builder: Add a nir_extract_bits helperJason Ekstrand2019-11-111-37/+80
* nir: Add load_output_u8_as_fp16_pan intrinsicAlyssa Rosenzweig2019-11-111-0/+6
* freedreno/ir3: Implement TCS synchronization intrinsicsKristian H. Kristensen2019-11-071-0/+8
* freedreno/ir3: Add ir3 intrinsics for tessellationKristian H. Kristensen2019-11-071-0/+6
* freedreno/ir3: Add load and store intrinsics for global ioKristian H. Kristensen2019-11-071-0/+11
* nir: fix unused function warning in src/compiler/nir/nir.cKai Wasserbäch2019-11-071-1/+2
* nir: fix unused variable warning in nir_lower_vars_to_explicit_typesKai Wasserbäch2019-11-071-1/+2
* nir: fix packing of nir_variableSamuel Pitoiset2019-11-061-2/+2
* nir/serialize: pack nir_variable flagsMarek Olšák2019-11-051-13/+36
* nir/serialize: store 32-bit object IDs instead of 64-bitMarek Olšák2019-11-051-28/+31
* nir/serialize: don't expand 16-bit variable state slots to 32 bitsMarek Olšák2019-11-052-7/+5
* nir: pack the rest of nir_variable::dataMarek Olšák2019-11-051-33/+34
* nir: pack nir_variable::data::xfb_*Marek Olšák2019-11-042-25/+29
* nir: pack nir_variable::data::streamMarek Olšák2019-11-041-3/+4
* nir/algebraic: Mark other comparison exact when removing a == aIan Romanick2019-11-041-2/+2
* nir/algebraic: Add the ability to mark a replacement as exactIan Romanick2019-11-044-3/+13
* compiler: make variable::data::binding unsignedMarek Olšák2019-11-041-1/+1
* nir: correct use of identity check in pythonDylan Baker2019-11-041-2/+2
* nir: fix couple of compile warningsTapani Pälli2019-10-311-2/+2
* util: rename list_empty() to list_is_empty()Timothy Arceri2019-10-2816-32/+32
* nir: Fix invalid code for MSVCDylan Baker2019-10-251-2/+2
* nir: Use VARYING_SLOT_TESS_MAX to size indirect bitmasksKenneth Graunke2019-10-251-2/+2
* nir: Use BITSET for tracking varyings in lower_io_arraysKristian H. Kristensen2019-10-241-33/+22
* nir/tests: Add copy propagation tests with scoped_memory_barrierCaio Marcelo de Oliveira Filho2019-10-241-1/+407
* nir: Add scoped_memory_barrier intrinsicCaio Marcelo de Oliveira Filho2019-10-247-0/+124
* nir: improve nir_variable packingTimothy Arceri2019-10-241-1/+3
* nir: fix nir_variable_data packingTimothy Arceri2019-10-241-8/+8
* st/mesa: assign driver locations for VS inputs for NIR before cachingMarek Olšák2019-10-231-0/+5
* Revert "nir: drop support for using load_alpha_ref_float"Erik Faye-Lund2019-10-231-11/+14
* Revert "nir: drop unused alpha_ref_float"Erik Faye-Lund2019-10-232-0/+2
* nir: allow nir_lower_uniforms_to_ubo to be run repeatedlyMarek Olšák2019-10-221-1/+4
* nir/lower_idiv: add new llvm-based pathRhys Perry2019-10-212-11/+130
* nir: add nir_lower_amul passRob Clark2019-10-184-3/+330
* nir: add address calc related opt rulesRob Clark2019-10-181-0/+16
* nir: add amul instructionRob Clark2019-10-186-6/+37
* nir: Add a new ALU nir_op_imul24Rob Clark2019-10-181-0/+3
* nir: Add a new ALU nir_op_imad24_ir3Eduardo Lima Mitev2019-10-181-0/+7
* nir/search: fix the PoT helpersRob Clark2019-10-182-4/+7
* nir: Add new texop nir_texop_tex_prefetchEduardo Lima Mitev2019-10-182-0/+4
* nir/search: Fix possible NULL dereference in is_fsignIan Romanick2019-10-171-1/+1
* freedreno/ir3: Implement lowering passes for VS and GSKristian H. Kristensen2019-10-173-0/+13
* freedreno/ir3: Add intrinsics that map to LDLW/STLWKristian H. Kristensen2019-10-171-0/+8
* nir: drop unused alpha_ref_floatErik Faye-Lund2019-10-172-2/+0
* nir: drop support for using load_alpha_ref_floatErik Faye-Lund2019-10-171-14/+11
* nir: support feeding state to nir_lower_clip_[vg]sErik Faye-Lund2019-10-172-10/+40
* nir: support lowering clipdist to arraysErik Faye-Lund2019-10-172-34/+75
* nir: support derefs in two-sided lighting loweringErik Faye-Lund2019-10-171-12/+28
* nir: add lowering-pass for point-size movErik Faye-Lund2019-10-173-0/+73
* nir: allow passing alpha-ref state to lowering-codeErik Faye-Lund2019-10-172-4/+20