index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
broadcom
/
qpu
Commit message (
Expand
)
Author
Age
Files
Lines
*
v3d: add missing plumbing for VPM load instructions
Iago Toral Quiroga
2019-12-16
1
-0
/
+3
*
meson: replace libmesa_util with idep_mesautil
Eric Engestrom
2019-08-03
1
-1
/
+2
*
tree-wide: replace MAYBE_UNUSED with ASSERTED
Eric Engestrom
2019-07-31
1
-1
/
+1
*
v3d: add shader-db stat to count SFU stalls
Jose Maria Casanova Crespo
2019-07-22
2
-12
/
+23
*
v3d: handle ldtlb and ldtlbu signals during disassembly
Iago Toral Quiroga
2019-07-12
1
-0
/
+2
*
v3d: implement simultaneous peripheral access exceptions for V3D 4.1+
Iago Toral Quiroga
2019-06-18
2
-0
/
+11
*
delete autotools .gitignore files
Eric Engestrom
2019-04-29
1
-1
/
+0
*
v3d: Fix incorrect flagging of ldtmu as writing r4 on v3d 4.x.
Eric Anholt
2019-02-18
1
-5
/
+4
*
v3d: Fix copy-propagation of input unpacks.
Eric Anholt
2019-02-05
2
-0
/
+69
*
v3d: Fix input packing of .l for rounding/fdx/fdy.
Eric Anholt
2019-02-05
2
-1
/
+2
*
v3d: Fix pack/unpack of VFPACK operand unpacks.
Eric Anholt
2019-02-05
2
-1
/
+33
*
v3d: Fold comparisons for IF conditions into the flags for the IF.
Eric Anholt
2019-01-02
2
-0
/
+19
*
v3d: Move "does this instruction have flags" from sched to generic helpers.
Eric Anholt
2018-12-30
2
-0
/
+43
*
v3d: Do uniform pretty-printing in the QPU dump.
Eric Anholt
2018-12-14
2
-0
/
+15
*
v3d: Add missing flagging of SYNCB as a TSY op.
Eric Anholt
2018-12-14
1
-0
/
+1
*
meson: Add tests to suites
Dylan Baker
2018-11-20
1
-1
/
+2
*
v3d: Add support for the TMUWT instruction.
Eric Anholt
2018-07-31
2
-0
/
+9
*
vc4: Fix meson build when enabled without v3d.
Eric Anholt
2018-07-29
1
-0
/
+2
*
v3d: Switch to using the new SFU instructions on V3D 4.x.
Eric Anholt
2018-07-23
2
-0
/
+31
*
v3d: Add QPU pack/unpack for the new SFU instructions.
Eric Anholt
2018-07-23
4
-0
/
+32
*
v3d: Fix the name of the "flpop" operation.
Eric Anholt
2018-07-23
4
-4
/
+5
*
v3d: Print the instruction we're testing in the QPU disasm/pack round-trip.
Eric Anholt
2018-07-23
1
-2
/
+3
*
broadcom/vc5: Add a QPU helper for instructions using the TLB.
Eric Anholt
2018-03-19
2
-0
/
+23
*
broadcom/vc5: Introduce v3d_qpu_reads_vpm()/v3d_qpu_writes_vpm().
Eric Anholt
2018-03-19
2
-4
/
+35
*
broadcom/vc5: The ldvpm signal also a case of using the VPM.
Eric Anholt
2018-03-19
1
-0
/
+3
*
broadcom/vc5: Extract v3d_qpu_writes_tmu() helper.
Eric Anholt
2018-03-19
2
-0
/
+11
*
broadcom/vc5: Update QPU instruction pack/unpack for v4.2.
Eric Anholt
2018-01-27
4
-5
/
+9
*
broadcom/vc5: Add the new TMU write addresses for V3D 4.x (and r5rep).
Eric Anholt
2018-01-12
2
-10
/
+37
*
broadcom/vc5: Add a test for .ifb in ADD ops.
Eric Anholt
2018-01-12
1
-0
/
+1
*
broadcom/vc5: Add the new tesselation opcodes in V3D 4.1.
Eric Anholt
2018-01-12
2
-1
/
+5
*
broadcom/vc5: Use the new LDVPM/STVPM opcodes on V3D 4.1.
Eric Anholt
2018-01-12
4
-12
/
+110
*
broadcom/vc5: Drop dead VC5_QPU_* defines from qpu_instr.c.
Eric Anholt
2018-01-12
1
-80
/
+0
*
broadcom/vc5: Add support for QPU pack/unpack/disasm of small immediates.
Eric Anholt
2018-01-12
4
-1
/
+94
*
broadcom/vc5: Drop signal bit #defines.
Eric Anholt
2018-01-12
2
-8
/
+0
*
broadcom/vc5: Add support for V3Dv4 signal bits.
Eric Anholt
2018-01-12
5
-24
/
+220
*
broadcom/vc5: Fix pack/unpack of vfmul input unpack flags.
Eric Anholt
2018-01-12
2
-0
/
+40
*
meson: Use consistent style for tests
Dylan Baker
2018-01-11
1
-4
/
+8
*
broadcom/vc5: Fix a typo in memcmp for sig unpack checking.
Eric Anholt
2017-12-14
1
-1
/
+1
*
broadcom/vc5: Fix scheduling for a non-SFU R4 write after a dead R4 write.
Eric Anholt
2017-11-07
1
-2
/
+28
*
meson: Fix vc5 deps on the XML-generated headers.
Eric Anholt
2017-10-20
1
-1
/
+1
*
meson: Add support for the vc5 driver.
Eric Anholt
2017-10-17
1
-0
/
+39
*
broadcom: Add V3D 3.3 QPU instruction pack, unpack, and disasm.
Eric Anholt
2017-10-10
8
-0
/
+2746