index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
broadcom
/
compiler
/
vir_register_allocate.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
v3d: Fix detection of TMU write sequences in register spilling.
Eric Anholt
2019-04-26
1
-2
/
+9
*
v3d: Fix detection of the last ldtmu before a new TMU op.
Eric Anholt
2019-04-26
1
-3
/
+3
*
v3d: Use the new lower_to_scratch implementation for indirects on temps.
Eric Anholt
2019-04-12
1
-1
/
+3
*
v3d: Replace the old shader-db env var output with the ARB_debug_output.
Eric Anholt
2019-04-12
1
-12
/
+0
*
v3d: Add and use a define for the number of channels in a QPU invocation.
Eric Anholt
2019-04-12
1
-2
/
+3
*
v3d: Use ldunif instructions for uniforms.
Eric Anholt
2019-03-05
1
-14
/
+7
*
v3d: Add support for register-allocating a ldunif to a QFILE_TEMP.
Eric Anholt
2019-03-05
1
-14
/
+75
*
v3d: Drop the old class bits splitting up the accumulators.
Eric Anholt
2019-03-05
1
-7
/
+3
*
v3d: Do uniform rematerialization spilling before dropping threadcount
Eric Anholt
2019-03-05
1
-8
/
+10
*
v3d: Fix temporary leaks of temp_registers and when spilling.
Eric Anholt
2019-03-05
1
-5
/
+4
*
v3d: Rematerialize MOVs of uniforms instead of spilling them.
Eric Anholt
2019-02-25
1
-27
/
+64
*
v3d: Add support for CS workgroup/invocation id intrinsics.
Eric Anholt
2019-01-14
1
-0
/
+1
*
v3d: Avoid spilling that breaks the r5 usage after a ldvary.
Eric Anholt
2018-08-06
1
-0
/
+9
*
v3d: Wait for TMU writes to complete before continuing after a spill.
Eric Anholt
2018-08-06
1
-1
/
+6
*
v3d: Add some debug code for forcing register spilling.
Eric Anholt
2018-08-06
1
-0
/
+14
*
v3d: Switch to using the new SFU instructions on V3D 4.x.
Eric Anholt
2018-07-23
1
-0
/
+13
*
v3d: Rotate through registers to improve post-RA scheduling options.
Eric Anholt
2018-07-23
1
-0
/
+45
*
broadcom/vc5: Add support for register spilling.
Eric Anholt
2018-03-19
1
-4
/
+240
*
broadcom/vc5: Use THRSW to enable multi-threaded shaders.
Eric Anholt
2018-01-12
1
-25
/
+21
*
broadcom/vc5: Use a physical-reg-only register class for LDVPM.
Eric Anholt
2018-01-12
1
-7
/
+19
*
broadcom/vc5: Use the new LDVPM/STVPM opcodes on V3D 4.1.
Eric Anholt
2018-01-12
1
-0
/
+22
*
broadcom/vc5: Add support for V3Dv4 signal bits.
Eric Anholt
2018-01-12
1
-2
/
+2
*
broadcom: Add VC5 NIR compiler.
Eric Anholt
2017-10-10
1
-0
/
+254
