| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | broadcom/vc5: Fix extraneous register index in QIR dumping of TLBU writes. | Eric Anholt | 2018-03-26 | 1 | -0/+1 |
| * | broadcom/vc5: Don't annotate dumps with stale live intervals. | Eric Anholt | 2018-03-19 | 1 | -2/+2 |
| * | broadcom/vc5: Add support for loading varyings in V3D 4.1. | Eric Anholt | 2018-01-12 | 1 | -1/+0 |
| * | broadcom/vc5: Add support for V3Dv4 signal bits. | Eric Anholt | 2018-01-12 | 1 | -2/+43 |
| * | broadcom: Add VC5 NIR compiler. | Eric Anholt | 2017-10-10 | 1 | -0/+339 |
 |
index : mesa.git | |
| Unnamed repository; edit this file 'description' to name the repository. |
| summaryrefslogtreecommitdiffstats |