| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | broadcom/vc5: Try to merge more than 2 QPU instructions together. | Eric Anholt | 2018-02-05 | 1 | -5/+13 |
| * | broadcom/vc5: Add compiler support for V3D 4.x texturing. | Eric Anholt | 2018-01-12 | 1 | -0/+15 |
| * | broadcom/vc5: Use THRSW to enable multi-threaded shaders. | Eric Anholt | 2018-01-12 | 1 | -40/+56 |
| * | broadcom/vc5: Properly schedule the thread-end THRSW. | Eric Anholt | 2018-01-12 | 1 | -33/+137 |
| * | broadcom/vc5: Implement GFXH-1684 workaround. | Eric Anholt | 2018-01-12 | 1 | -0/+4 |
| * | broadcom/vc5: Use the new LDVPM/STVPM opcodes on V3D 4.1. | Eric Anholt | 2018-01-12 | 1 | -3/+3 |
| * | broadcom/vc5: Add support for V3Dv4 signal bits. | Eric Anholt | 2018-01-12 | 1 | -9/+32 |
| * | broadcom/vc5: Fix scheduling for a non-SFU R4 write after a dead R4 write. | Eric Anholt | 2017-11-07 | 1 | -3/+5 |
| * | broadcom/vc5: Don't pair VPMSETUP with other peripheral access. | Eric Anholt | 2017-10-12 | 1 | -0/+3 |
| * | broadcom: Add VC5 NIR compiler. | Eric Anholt | 2017-10-10 | 1 | -0/+1362 |
 |
index : mesa.git | |
| Unnamed repository; edit this file 'description' to name the repository. |
| summaryrefslogtreecommitdiffstats |