summaryrefslogtreecommitdiffstats
path: root/src/broadcom/cle
Commit message (Expand)AuthorAgeFilesLines
* broadcom/vc5: Add missing setting of the UIF XOR disable flag in textures.Eric Anholt2017-12-191-0/+1
* broadcom/vc4: Use the new enum functionality of the XML to decode better.Eric Anholt2017-12-011-20/+25
* broadcom: use NDEBUG to guard assertsEric Engestrom2017-11-281-5/+5
* broadcom/vc5: Fix up integer texture handling.Eric Anholt2017-11-191-0/+23
* broadcom/vc5: Add occlusion query support.Eric Anholt2017-11-071-0/+4
* broadcom/vc5: Fix mipmap filtering enums.Eric Anholt2017-11-071-2/+24
* broadcom/vc5: Fix missing enum decode for indexed primitives.Eric Anholt2017-11-071-2/+1
* broadcom/vc5: Drop padding bits from the bottom of the TSDA address.Eric Anholt2017-11-071-1/+1
* broadcom/genxml: Fix decoding of groups with small fields.Kenneth Graunke2017-11-071-2/+4
* broadcom/vc5: Add some comments about the texture/output format ordering.Eric Anholt2017-10-301-7/+15
* broadcom/vc5: Keep output height pad out of the store TLB general address.Eric Anholt2017-10-301-1/+1
* broadcom/vc5: Drop padding bits from the texture shader state's address.Eric Anholt2017-10-301-1/+1
* broadcom/vc5: Drop alignment bits from texture P1's address.Eric Anholt2017-10-301-1/+1
* broadcom/vc5: Drop alignment bits from Z/S rendering mode config address.Eric Anholt2017-10-301-1/+1
* broadcom/xml: Fix address packing for address with >= 8 alignment bits.Eric Anholt2017-10-301-2/+5
* broadcom/xml: Throw an #error in XML-based codegen for a >1bit boolEric Anholt2017-10-301-0/+3
* broadcom/vc4: Fix bool marking on Rasterizer Oversample Mode.Eric Anholt2017-10-301-1/+1
* broadcom/vc5: Mark lookup type as uint, not bool.Eric Anholt2017-10-301-1/+1
* meson: Add support for the vc4 driver.Eric Anholt2017-10-171-0/+59
* broadcom/vc5: Fix inclusion of FS flag bits in dumping the FS address.Eric Anholt2017-10-121-1/+1
* braodcom/vc5: Set up clear color for higher-bpp formats.Eric Anholt2017-10-101-0/+20
* broadcom/vc5: Fix Rendering Mode Common Config's color store bitmask.Eric Anholt2017-10-101-1/+1
* broadcom/vc5: Add support for GL_EXT_provoking_vertex.Eric Anholt2017-10-101-0/+1
* broadcom/vc5: Mark our primitives as needing TF processing.Eric Anholt2017-10-101-0/+7
* broadcom/vc5: Fix setup of TF dword output count.Eric Anholt2017-10-101-1/+1
* broadcom/vc5: Fix depth and stencil clear values.Eric Anholt2017-10-101-1/+1
* broadcom/xml: Add the vc5 Base Vertex/Base Instance packet.Eric Anholt2017-10-101-0/+6
* broadcom/xml: Add a bunch more vc5 tile list management packets.Eric Anholt2017-10-101-0/+60
* broadcom/xml: Remove vc5 base packet for tile bin/render mode config.Eric Anholt2017-10-101-10/+0
* braodcom/xml: Fix a pasteo in vc5 store tile buffer general.Eric Anholt2017-10-101-1/+1
* broadcom/genxml: Set up enums for VC5 blending, depth, stencil, and prims.Eric Anholt2017-09-191-46/+77
* broadcom/genxml: Add support for enum-typed fields.Eric Anholt2017-09-191-3/+13
* broadcom/genxml: Add V3D 3.3 packet definitions.Eric Anholt2017-08-181-0/+795
* broadcom/genxml: Check the sub-id field when decoding instructions.Eric Anholt2017-08-181-5/+26
* broadcom/genxml: Emit code for default headers for structs as well.Eric Anholt2017-08-181-14/+13
* broadcom/vc4: Switch the V3D 2.1 XML over to restricted address fields.Eric Anholt2017-07-251-4/+4
* broadcom/genxml: Support address fields with <32 bitsEric Anholt2017-07-251-1/+1
* broadcom/vc4: Switch the Viewport Center fields to a fixed-point representation.Eric Anholt2017-07-251-2/+2
* broadcom/genxml: Introduce a V3D packet/struct decoder.Eric Anholt2017-07-252-0/+1001
* broadcom/vc4: Add more packets to the v2.1 XML.Eric Anholt2017-07-131-0/+106
* broadcom/genxml: Use the same "gen" attr for HW version as Intel does.Eric Anholt2017-07-132-3/+3
* broadcom/genxml: Support unpacking fixed-point fractional values.Eric Anholt2017-07-132-4/+25
* vc4: Convert the driver to emitting the shader record using pack macros.Eric Anholt2017-06-301-0/+8
* vc4: Introduce XML-based packet header generation like Intel's.Eric Anholt2017-06-303-0/+955
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-29 13:46:21 +0000