summaryrefslogtreecommitdiffstats
path: root/src/amd
Commit message (Expand)AuthorAgeFilesLines
...
* radv: Only flush for the needed stages, and before the flushes.Bas Nieuwenhuizen2017-03-091-6/+1
* radv: Don't invalidate CB/DB for images that aren't modified outside CB/DB.Bas Nieuwenhuizen2017-03-091-9/+19
* radv: Flush more caches after writes.Bas Nieuwenhuizen2017-03-091-3/+9
* radv: Don't flush for fixed-function reading.Bas Nieuwenhuizen2017-03-091-1/+0
* radv: Invalidate the correct caches for CB/DB dst barriers.Bas Nieuwenhuizen2017-03-091-5/+11
* radv: Determine cache flushes per object.Bas Nieuwenhuizen2017-03-091-17/+19
* radv/ac: fixup texture coord to have right number of channels.Dave Airlie2017-03-092-4/+4
* radv: remove duplicate initialization of alphaToOne featureDamien Grassart2017-03-081-1/+0
* radv: disable mip point pre clamping.Dave Airlie2017-03-081-1/+1
* radv/ac: fix multiple descriptor sets with dynamic buffersFredrik Höglund2017-03-071-3/+5
* radv: fix the size of the dynamic_buffers arrayFredrik Höglund2017-03-071-1/+1
* radv: fix the dynamic buffer index in vkCmdBindDescriptorSetsFredrik Höglund2017-03-071-1/+1
* build: Replace NEED_RADEON_LLVM with HAVE_GALLIUM_LLVM.Matt Turner2017-03-071-1/+1
* radv: Use the subresource range in HTILE initialization.Bas Nieuwenhuizen2017-03-072-7/+12
* radv: Use winsys HTILE info.Bas Nieuwenhuizen2017-03-076-87/+18
* radv/amdgpu: Let addrlib calculate the HTILE parameters.Bas Nieuwenhuizen2017-03-072-0/+31
* amd/common: document PREDICATION OP 3 as 64-bit bool.Dave Airlie2017-03-071-0/+1
* radv: handle z offset for 3d image <-> buffer copies.Dave Airlie2017-03-071-0/+4
* radv: move fast clear before resolve into own loop.Dave Airlie2017-03-071-8/+15
* radv: Disable HTILE for textures with multiple layers/levels.Bas Nieuwenhuizen2017-03-061-0/+3
* radv: Properly handle destroying NULL devices and instancesDave Airlie2017-03-071-0/+6
* radv/ac: introduce i1true/i1false to context.Dave Airlie2017-03-071-32/+33
* radv/ac: handle Z export using new builder.Dave Airlie2017-03-071-22/+19
* radv/ac: move to using common ac_get_image_intr_name.Dave Airlie2017-03-071-40/+15
* radeonsi/ac: move get_image_intr_name to commonDave Airlie2017-03-072-0/+31
* radv: Emit pending flushes before executing a secondary command bufferAlex Smith2017-03-061-0/+3
* radeonsi: drop support for LLVM 3.6 & 3.7Marek Olšák2017-03-063-38/+14
* radeonsi: set the convergent attribute where neededMarek Olšák2017-03-061-2/+6
* gallivm,ac: add LP_FUNC_ATTR_CONVERGENTMarek Olšák2017-03-062-0/+2
* radeonsi: fix LLVM 3.9 - don't use non-matching attributes on declarationsMarek Olšák2017-03-061-3/+3
* radv: Use the new L2 writeback flag.Bas Nieuwenhuizen2017-03-062-6/+6
* radv: Add L2 writeback.Bas Nieuwenhuizen2017-03-062-34/+54
* radv/ac: use bitfield extract new intrinsics.Dave Airlie2017-03-061-7/+4
* radv/ac: move to new kill build.Dave Airlie2017-03-061-5/+2
* radv/ac: move to using new export intrinsics.Dave Airlie2017-03-061-93/+86
* radv/ac: switch to new intrinsics for pkrtz and clamp.Dave Airlie2017-03-061-5/+2
* radv: drop Z24 support.Dave Airlie2017-03-051-3/+0
* radv: use VK_NULL_HANDLE for handlesGrazvydas Ignotas2017-03-062-5/+5
* radv: check for upload alloc failureGrazvydas Ignotas2017-03-061-3/+4
* radv: don't use uninitialized value on failureGrazvydas Ignotas2017-03-061-1/+1
* radv: avoid casting warnings on 32bitGrazvydas Ignotas2017-03-062-3/+5
* radv/amdgpu: Add some debug flags.Bas Nieuwenhuizen2017-03-066-16/+52
* radv: Cache command buffers in command pool.Bas Nieuwenhuizen2017-03-062-48/+84
* radeon/ac: fix intrinsic version checkDave Airlie2017-03-061-1/+1
* radv: Merge fast clear flushes.Bas Nieuwenhuizen2017-03-051-13/+35
* radv: use enum_to_str util functions.Emil Velikov2017-03-042-34/+5
* ac: normalize build helper namesMarek Olšák2017-03-033-283/+282
* ac: replace SI.vs.load.input with amdgcn.buffer.load.formatMarek Olšák2017-03-031-0/+20
* radeonsi: move SI.vs.load.input building into amd/commonMarek Olšák2017-03-032-0/+23
* ac: replace llvm.SI.tbuffer.store with llvm.amdgcn.buffer.store if ADD_TID=0Marek Olšák2017-03-033-4/+62