summaryrefslogtreecommitdiffstats
path: root/src/amd
Commit message (Expand)AuthorAgeFilesLines
* radv: fix multi-viewport emissionDave Airlie2017-01-111-2/+2
* radv/ac: add support for multi sample image coordsDave Airlie2017-01-101-1/+16
* radv: Create single RADV_DEBUG env var.Bas Nieuwenhuizen2017-01-096-36/+53
* ac/debug: Dump indirect buffers.Bas Nieuwenhuizen2017-01-094-6/+31
* radv: Dump command buffer on hang.Bas Nieuwenhuizen2017-01-096-9/+150
* ac/debug: Move IB decode to common code.Bas Nieuwenhuizen2017-01-094-0/+405
* ac/debug: Move sid_tables.h generation to common code.Bas Nieuwenhuizen2017-01-094-2/+306
* spirv: add support for doubles to OpSpecConstantSamuel Iglesias Gonsálvez2017-01-091-1/+4
* radv: drop unused fields in physical device.Dave Airlie2017-01-091-6/+0
* radv: fix depth transitions with layerCount = VK_REMAINING_ARRAY_LAYERSPierre-Loup A. Griffais2017-01-071-1/+1
* radeonsi: do all math in bytes in SI DMA codeMarek Olšák2017-01-051-2/+4
* anv,radv: disable StorageImageWriteWithoutFormat for nowIlia Mirkin2016-12-311-1/+1
* spirv: always expose SpvCapabilityStorageImageExtendedFormatsIlia Mirkin2016-12-291-1/+0
* radv: only allow cmask/dcc in color optimal.Dave Airlie2016-12-301-3/+2
* radv: only allow cmask/dcc on exclusive or concurrent with graphics queue.Dave Airlie2016-12-301-3/+6
* radv: denote support for extended storage image formats.Dave Airlie2016-12-281-2/+4
* radv: add some asserts for operations on general queueDave Airlie2016-12-272-0/+3
* radv: Also skip DCC clear flushes for compute.Bas Nieuwenhuizen2016-12-274-12/+16
* radv: handle queue present directly to winsysDave Airlie2016-12-261-1/+9
* radv: fix rendering to b10g11r11_ufloat_pack32Dave Airlie2016-12-261-1/+1
* radv: handle multi-component shared load/stores.Dave Airlie2016-12-261-12/+29
* radv: return count of queue families writtenDamien Grassart2016-12-251-1/+4
* radv: set some proper values for interp offset limits.Dave Airlie2016-12-231-3/+3
* radv: bump texel offsets to align with radeonsiDave Airlie2016-12-231-4/+4
* radv: fix dual source blendingFredrik Höglund2016-12-221-2/+2
* radv: enable shaderStorageImageExtendedFormatsDave Airlie2016-12-221-1/+1
* radv: enable shaderGatherImageExtendedDave Airlie2016-12-221-1/+1
* radv/image: only touch queue family info for concurrent images.Dave Airlie2016-12-211-2/+4
* radv: flush smem for uniform buffer bit.Dave Airlie2016-12-211-1/+3
* radeonsi: add Polaris12 support (v3)Junwei Zhang2016-12-214-1/+8
* radv: Use correct workgroup size limits.Bas Nieuwenhuizen2016-12-181-4/+4
* radv: expose the compute queueDave Airlie2016-12-181-11/+41
* radv: Only emit PFP ME syncs for DMA on the GFX queue.Bas Nieuwenhuizen2016-12-181-2/+2
* radv: Create an empty CS per ring type.Bas Nieuwenhuizen2016-12-182-7/+20
* radv: Don't enable CMASK on compute queues.Bas Nieuwenhuizen2016-12-184-8/+62
* radv: Use RELEASE_MEM packet for MEC timestamp query.Bas Nieuwenhuizen2016-12-182-9/+21
* radv: Implement indirect dispatch for the MEC.Bas Nieuwenhuizen2016-12-181-9/+17
* radv: update vkCmdUpdateBuffer for the MEC.Bas Nieuwenhuizen2016-12-181-1/+3
* radv: Implement cache flushing for the MEC.Bas Nieuwenhuizen2016-12-181-7/+29
* radv: add semaphore supportDave Airlie2016-12-183-11/+72
* radv: pass queue index into winsys submissionDave Airlie2016-12-183-5/+13
* radv: init compute queue and avoid initing transfer queuesDave Airlie2016-12-183-15/+35
* radv/winsys: Make WaitIdle queue aware.Bas Nieuwenhuizen2016-12-185-21/+38
* radv/meta: update header infoDave Airlie2016-12-181-1/+2
* radv: hook compute clears into clear image api.Dave Airlie2016-12-181-8/+33
* radv: clear image implementation for compute queueDave Airlie2016-12-183-9/+272
* radv/meta: split clear image out into a separate layer clear functionDave Airlie2016-12-181-117/+128
* radv: implement image->image copies using compute shaderDave Airlie2016-12-184-6/+343
* radv: add a compute shader implementation for buffer to imageDave Airlie2016-12-183-6/+325
* radv: Use correct pitch for views with different block size.Bas Nieuwenhuizen2016-12-181-1/+4