summaryrefslogtreecommitdiffstats
path: root/src/amd
Commit message (Expand)AuthorAgeFilesLines
* radv: move shader stages calculation to pipeline.Dave Airlie2017-03-283-9/+10
* radv: move pa_cl_vs_out_cntl calculation to pipelineDave Airlie2017-03-283-17/+32
* radv: move calculating fragment shader i/os to pipeline.Dave Airlie2017-03-283-63/+77
* radv: move shader_z_format calculation to pipeline.Dave Airlie2017-03-283-4/+8
* radv: move db_shader_control calculation to pipeline.Dave Airlie2017-03-283-16/+20
* radv: move vgt_gs_mode value to pipeline.Dave Airlie2017-03-283-27/+30
* radv: add parameter to emit_waitcnt.Dave Airlie2017-03-281-3/+8
* radv: rework vertex/export shader output handlingDave Airlie2017-03-284-70/+86
* radv: fix ia_multi_vgt_param for instanced vs indirect draw.Dave Airlie2017-03-283-13/+15
* radv: handle NULL multisample state.Dave Airlie2017-03-281-8/+12
* radv: flush DB cache before and after HTILE decompress.Bas Nieuwenhuizen2017-03-281-0/+6
* radv: don't emit no color formats. (v3)Dave Airlie2017-03-281-2/+19
* radv: Invalidate L2 for TRANSFER_WRITE barriersAlex Smith2017-03-231-1/+1
* radv: consistently use ifndef guards over pragma onceEmil Velikov2017-03-221-1/+4
* ac: consistently use ifndef guards over pragma onceEmil Velikov2017-03-223-3/+12
* ac: fix build with LLVM 5.0svnMarek Olšák2017-03-221-2/+8
* radv: move KHR_get_physical_device_properties2 to instance props.Dave Airlie2017-03-211-4/+4
* radv: drop illegal DB format error.Dave Airlie2017-03-211-3/+0
* radv: fix logic for when to flush on multiple CS emissionDave Airlie2017-03-201-8/+8
* radv/meta: fix image clears for r4g4 format.Dave Airlie2017-03-201-0/+8
* Revert "radv: fallback to an in-memory cache when no pipline cache is provided"Dave Airlie2017-03-203-13/+6
* radv: fix primitive reset index emissionDave Airlie2017-03-201-1/+1
* radv/ac: Fix shared memory offset calculationAlex Smith2017-03-171-1/+1
* radv: Fix using more than 4 bound descriptor setsJames Legg2017-03-171-1/+3
* radv: make sure gs copy shader is retrieved from the cache with the variantTimothy Arceri2017-03-171-4/+9
* radv: fallback to an in-memory cache when no pipline cache is providedTimothy Arceri2017-03-173-6/+13
* radv: always create an fallback pipeline cacheTimothy Arceri2017-03-172-0/+20
* radv: move cache check inside insert and search functionsTimothy Arceri2017-03-172-16/+20
* Revert "radv: Emit cache flushes before CP DMA."Bas Nieuwenhuizen2017-03-161-3/+0
* radv: do not open random render node(s)Emil Velikov2017-03-151-12/+36
* radv/winsys: use drmGetDevice2 APIEmil Velikov2017-03-151-2/+2
* util/sha1: rework _mesa_sha1_{init,final}Emil Velikov2017-03-152-15/+15
* radv: Remove unused descriptor set field.Bas Nieuwenhuizen2017-03-151-1/+0
* radv: trivial tidy upsTimothy Arceri2017-03-152-5/+2
* radv/ac: workaround regression in llvm 4.0 releaseDave Airlie2017-03-151-1/+12
* radv/ac: gather4 cube workaround integerDave Airlie2017-03-151-1/+71
* radv: Set driver version to mesa version;Bas Nieuwenhuizen2017-03-151-1/+23
* radv: Increase api version to 1.0.42.Bas Nieuwenhuizen2017-03-151-1/+1
* radv: Flush before copying with PKT3_WRITE_DATA in CmdUpdateBufferAlex Smith2017-03-141-0/+2
* radv: Emit cache flushes before CP DMA.Bas Nieuwenhuizen2017-03-141-0/+3
* nir: Rework conversion opcodesJason Ekstrand2017-03-142-17/+13
* radv: setup llvm target data layoutDave Airlie2017-03-141-0/+7
* radv: Reinitialise loaderMagic when allocating a cached command bufferAlex Smith2017-03-131-0/+1
* vulkan/wsi: Generate wayland protocol headers separately from EGLJason Ekstrand2017-03-131-3/+0
* radv/wsi: Don't include wayland headersEmil Velikov2017-03-131-3/+0
* radv: Store shaders in VRAM.Bas Nieuwenhuizen2017-03-132-2/+2
* radv/ac: move to new image intrinsics.Dave Airlie2017-03-131-145/+77
* radv: disabled scaled formats for transfers.Dave Airlie2017-03-131-7/+10
* amd: remove shebang from python scriptsEmil Velikov2017-03-103-3/+0
* amd: remove execute bit from python scriptsEmil Velikov2017-03-103-0/+0
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-15 16:12:12 +0000