summaryrefslogtreecommitdiffstats
path: root/src/amd
Commit message (Expand)AuthorAgeFilesLines
* ac: make some fns staticDave Airlie2018-07-042-13/+6
* ac/radv: move llvm compiler info to struct and init in one placeDave Airlie2018-07-045-33/+30
* ac/radeonsi: port compiler init/destroy out of radeonsi.Dave Airlie2018-07-042-0/+49
* radv/radeonsi: add a check ir tm optionsDave Airlie2018-07-042-1/+4
* radeonsi: rename si_compiler -> ac_llvm_compilerDave Airlie2018-07-041-0/+7
* ac: add target library info helpersDave Airlie2018-07-042-0/+15
* radv: create/destroy passmgr at the higher level.Dave Airlie2018-07-043-10/+14
* radv: port to use common passmgr code.Dave Airlie2018-07-042-25/+6
* ac/radeonsi: refactor out pass manager init to common code.Dave Airlie2018-07-042-0/+32
* radv: drop copy of ac_create_target_machine.Dave Airlie2018-07-041-31/+1
* ac/radv: split the non-common init_once code from the common target code. (v2)Dave Airlie2018-07-043-18/+11
* ac: move all LLVM module initialization into ac_create_moduleMarek Olšák2018-07-023-10/+13
* radv: reset the image's predicate after a color decompression passSamuel Pitoiset2018-07-021-0/+5
* radv: enable/disable predication for the DCC decompression passSamuel Pitoiset2018-07-021-2/+2
* radv: add padding for the UMR disassemblerSamuel Pitoiset2018-07-021-2/+18
* ac: set +auto-waitcnt-before-barrier when neededMarek Olšák2018-06-281-2/+4
* radv: use separate bind points for the dynamic buffersSamuel Pitoiset2018-06-272-3/+11
* radv: remove unused 'predicated' parameter from some functionsSamuel Pitoiset2018-06-274-25/+15
* radv: emit PIPELINESTAT_{START,STOP} events for pipeline stats queriesSamuel Pitoiset2018-06-264-2/+29
* radv: enable VK_EXT_shader_stencil_exportSamuel Pitoiset2018-06-262-0/+2
* radv: ignore pInheritanceInfo for primary command buffersSamuel Pitoiset2018-06-261-1/+2
* radeonsi: move CMASK size computation into ac_surfaceMarek Olšák2018-06-252-0/+66
* ac/surface: move cmask_size/alignment into radeon_surfMarek Olšák2018-06-253-13/+13
* radv: fix HTILE metadata initialization in presence of subpass clearsSamuel Pitoiset2018-06-251-8/+1
* radv: add VK_EXT_display_control to radv driver [v5]Keith Packard2018-06-234-15/+158
* radv: Enable lower_io_to_temporaries after deref changes.Bas Nieuwenhuizen2018-06-221-3/+0
* radv: Remove deref chain support in radv shader info pass.Bas Nieuwenhuizen2018-06-221-97/+9
* ac/nir: Remove deref chain support.Bas Nieuwenhuizen2018-06-221-354/+50
* nir: convert lower_io_arrays_to_elements to deref instructionsRob Clark2018-06-221-2/+0
* nir: convert lower_io_to_scalar to deref instructionsRob Clark2018-06-221-2/+2
* move lower_deref_instrsRob Clark2018-06-222-4/+2
* radv: Disable lower_io_to_temporaries during deref changes.Bas Nieuwenhuizen2018-06-221-0/+3
* radv: Remove image_var stores.Bas Nieuwenhuizen2018-06-223-30/+30
* radv: Use deref instructions for tex derefs in meta shaders.Bas Nieuwenhuizen2018-06-225-38/+62
* ac/nir: Add deref interp support.Bas Nieuwenhuizen2018-06-221-6/+27
* ac/nir: Add shared atomic deref instr support.Bas Nieuwenhuizen2018-06-221-1/+25
* radv: Gather info for deref instr based load/store.Bas Nieuwenhuizen2018-06-221-5/+55
* ac/nir: Add deref based var loads/stores.Bas Nieuwenhuizen2018-06-221-47/+160
* radv: Add shader info support for image deref instructions.Bas Nieuwenhuizen2018-06-221-3/+37
* ac/nir: Add deref support to image intrinsics.Bas Nieuwenhuizen2018-06-221-34/+98
* ac/nir: Implement derefs for integer gather4 lowering.Bas Nieuwenhuizen2018-06-221-3/+22
* ac/nir: Support deref instructions in tex instructions.Bas Nieuwenhuizen2018-06-222-8/+44
* ac/nir: Support deref instructions in get_sampler_desc.Bas Nieuwenhuizen2018-06-221-15/+43
* ac/nir: Implement the deref instr for shared memory.Bas Nieuwenhuizen2018-06-221-0/+31
* nir,spirv: Rework function callsJason Ekstrand2018-06-221-2/+3
* spirv: Use NIR per-member splittingJason Ekstrand2018-06-221-0/+7
* anv,i965,radv,st,ir3: Call nir_lower_deref_instrsJason Ekstrand2018-06-221-0/+4
* radv: always check the return error when submitting a CSSamuel Pitoiset2018-06-221-5/+11
* radv: check the return values of radv_signal_fence()Samuel Pitoiset2018-06-221-2/+7
* radv: change the returned error in radv_signal_fence()Samuel Pitoiset2018-06-221-2/+1