summaryrefslogtreecommitdiffstats
path: root/src/amd
Commit message (Expand)AuthorAgeFilesLines
* ac: automake: ensure that ./common is generatedEmil Velikov2017-01-131-0/+1
* ac/nir: use ac_emit_fdiv throughoutNicolai Hähnle2017-01-131-22/+6
* ac/nir: use ac_build_gather_values[_extended] throughoutNicolai Hähnle2017-01-131-65/+24
* ac/nir: use ac_emit_llvm_intrinsic throughoutNicolai Hähnle2017-01-131-79/+41
* amd/common: unify cube map coordinate handling between radeonsi and radvNicolai Hähnle2017-01-133-196/+429
* ac/debug: move .gitignore for sid_tables.h tooGrazvydas Ignotas2017-01-131-0/+1
* ac, radeonsi: automake: add missing builddir includeEmil Velikov2017-01-121-0/+1
* radv: Call NIR passes using NIR_PASS_V.Bas Nieuwenhuizen2017-01-121-17/+7
* radv: Call nir_lower_constant_initializers.Bas Nieuwenhuizen2017-01-121-0/+13
* radv: Only call remove_dead_variables once.Bas Nieuwenhuizen2017-01-121-3/+3
* ac: automake: rework sid_tables.h generationEmil Velikov2017-01-122-3/+3
* vulkan: Add new cast macros for VkIcd typesChad Versace2017-01-121-6/+6
* radv: fix multi-viewport emissionDave Airlie2017-01-111-2/+2
* radv/ac: add support for multi sample image coordsDave Airlie2017-01-101-1/+16
* radv: Create single RADV_DEBUG env var.Bas Nieuwenhuizen2017-01-096-36/+53
* ac/debug: Dump indirect buffers.Bas Nieuwenhuizen2017-01-094-6/+31
* radv: Dump command buffer on hang.Bas Nieuwenhuizen2017-01-096-9/+150
* ac/debug: Move IB decode to common code.Bas Nieuwenhuizen2017-01-094-0/+405
* ac/debug: Move sid_tables.h generation to common code.Bas Nieuwenhuizen2017-01-094-2/+306
* spirv: add support for doubles to OpSpecConstantSamuel Iglesias Gonsálvez2017-01-091-1/+4
* radv: drop unused fields in physical device.Dave Airlie2017-01-091-6/+0
* radv: fix depth transitions with layerCount = VK_REMAINING_ARRAY_LAYERSPierre-Loup A. Griffais2017-01-071-1/+1
* radeonsi: do all math in bytes in SI DMA codeMarek Olšák2017-01-051-2/+4
* anv,radv: disable StorageImageWriteWithoutFormat for nowIlia Mirkin2016-12-311-1/+1
* spirv: always expose SpvCapabilityStorageImageExtendedFormatsIlia Mirkin2016-12-291-1/+0
* radv: only allow cmask/dcc in color optimal.Dave Airlie2016-12-301-3/+2
* radv: only allow cmask/dcc on exclusive or concurrent with graphics queue.Dave Airlie2016-12-301-3/+6
* radv: denote support for extended storage image formats.Dave Airlie2016-12-281-2/+4
* radv: add some asserts for operations on general queueDave Airlie2016-12-272-0/+3
* radv: Also skip DCC clear flushes for compute.Bas Nieuwenhuizen2016-12-274-12/+16
* radv: handle queue present directly to winsysDave Airlie2016-12-261-1/+9
* radv: fix rendering to b10g11r11_ufloat_pack32Dave Airlie2016-12-261-1/+1
* radv: handle multi-component shared load/stores.Dave Airlie2016-12-261-12/+29
* radv: return count of queue families writtenDamien Grassart2016-12-251-1/+4
* radv: set some proper values for interp offset limits.Dave Airlie2016-12-231-3/+3
* radv: bump texel offsets to align with radeonsiDave Airlie2016-12-231-4/+4
* radv: fix dual source blendingFredrik Höglund2016-12-221-2/+2
* radv: enable shaderStorageImageExtendedFormatsDave Airlie2016-12-221-1/+1
* radv: enable shaderGatherImageExtendedDave Airlie2016-12-221-1/+1
* radv/image: only touch queue family info for concurrent images.Dave Airlie2016-12-211-2/+4
* radv: flush smem for uniform buffer bit.Dave Airlie2016-12-211-1/+3
* radeonsi: add Polaris12 support (v3)Junwei Zhang2016-12-214-1/+8
* radv: Use correct workgroup size limits.Bas Nieuwenhuizen2016-12-181-4/+4
* radv: expose the compute queueDave Airlie2016-12-181-11/+41
* radv: Only emit PFP ME syncs for DMA on the GFX queue.Bas Nieuwenhuizen2016-12-181-2/+2
* radv: Create an empty CS per ring type.Bas Nieuwenhuizen2016-12-182-7/+20
* radv: Don't enable CMASK on compute queues.Bas Nieuwenhuizen2016-12-184-8/+62
* radv: Use RELEASE_MEM packet for MEC timestamp query.Bas Nieuwenhuizen2016-12-182-9/+21
* radv: Implement indirect dispatch for the MEC.Bas Nieuwenhuizen2016-12-181-9/+17
* radv: update vkCmdUpdateBuffer for the MEC.Bas Nieuwenhuizen2016-12-181-1/+3