summaryrefslogtreecommitdiffstats
path: root/src/amd
Commit message (Expand)AuthorAgeFilesLines
* amd/common: use llvm.amdgcn.wqm for explicit derivativesNicolai Hähnle2018-05-041-0/+7
* compiler/lower_64bit_packing: rename the pass to be more genericIago Toral Quiroga2018-05-031-1/+1
* radv: UseEnumerateInstanceVersion for the default version.Bas Nieuwenhuizen2018-05-021-1/+1
* radv: Don't check the incoming apiVersion on CreateInstance.Bas Nieuwenhuizen2018-05-021-9/+0
* radv: Allow vkEnumerateInstanceVersion ProcAddr without instance.Bas Nieuwenhuizen2018-05-021-1/+1
* radv: fix multisample image copiesMatthew Nicholls2018-05-022-110/+196
* radv: enable out-of-order rasterization by defaultSamuel Pitoiset2018-05-022-2/+3
* radv: only disable out-of-order rast for perfect occlusion queriesSamuel Pitoiset2018-05-022-10/+12
* radv: compute the number of subpass attachments correctlySamuel Pitoiset2018-05-011-2/+2
* radv: set fmask_surf_index on fmask surfaces.Dave Airlie2018-05-021-1/+3
* radv/winsys: fix leaking resources from bo's imported by fdAndres Rodriguez2018-04-301-0/+1
* ac/nir: expand 64-bit vec3 loads to fix shuffling.Dave Airlie2018-05-011-0/+5
* radeonsi: add triple into si_compilerMarek Olšák2018-04-273-3/+9
* ac/surface: handle DCC subresource fast clear restriction on VIMarek Olšák2018-04-271-1/+20
* ac: fix texture query LOD for 1D textures on GFX9Samuel Pitoiset2018-04-271-0/+8
* radv: set ac_surf_info::num_channels correctlySamuel Pitoiset2018-04-262-1/+8
* radv: fix DCC enablement since partial MSAA implementationSamuel Pitoiset2018-04-261-6/+6
* ac/radv/radeonsi: refactor harvest config register getters.Dave Airlie2018-04-243-101/+124
* radv: only set raster_config_1 outside the index registers.Dave Airlie2018-04-241-15/+16
* ac/radv/radeonsi: refactor max simd waves into common code.Dave Airlie2018-04-242-11/+17
* ac/radv/radeonsi: refactor raster_config default values getters.Dave Airlie2018-04-243-83/+99
* radv: use common gs_table_depth code.Dave Airlie2018-04-241-30/+2
* ac/info: move gs table depth to common code.Dave Airlie2018-04-242-0/+34
* radv/gfx9: don't use gs_table_depth on gfx9.Dave Airlie2018-04-242-5/+6
* ac: fix the number of coordinates for ac_image_get_lod and arraysSamuel Pitoiset2018-04-231-0/+14
* ac: teach get_ac_sampler_dim() about subpass attachmentsSamuel Pitoiset2018-04-231-17/+7
* ac/nir: add missing round_slice for 1D arraysSamuel Pitoiset2018-04-231-0/+7
* radv: advertise 8 bits of subpixel precision for viewportsJózef Kucia2018-04-231-1/+1
* radv: mark const structs as extern in header file to avoid lto damageDave Airlie2018-04-231-3/+3
* ac/nir: fix image dimension for subpass attachmentsSamuel Pitoiset2018-04-201-3/+15
* radv: Mark GTT memory as device local for APUs.Bas Nieuwenhuizen2018-04-201-3/+5
* radv/winsys: allow to submit up to 4 IBs for chips without chainingSamuel Pitoiset2018-04-201-50/+168
* ac/nir: handle nir_intrinsic_load_first_vertex like base_vertexSamuel Pitoiset2018-04-201-2/+2
* radv/winsys: allow local BOs on APUsSamuel Pitoiset2018-04-201-1/+2
* radv: use a global BO list only for VK_EXT_descriptor_indexingSamuel Pitoiset2018-04-203-9/+34
* Revert "radv: Don't store buffer references in the descriptor set."Samuel Pitoiset2018-04-205-13/+82
* ac/nir: use ac_build_image_opcode for image intrinsicsNicolai Hähnle2018-04-203-140/+78
* radeonsi: generate image load/store/atomic ops using ac_build_image_opcodeNicolai Hähnle2018-04-202-32/+110
* amd/common: pass address components individually to ac_build_image_intrinsicNicolai Hähnle2018-04-203-264/+216
* amd/common: pass new enum ac_image_dim to ac_build_image_opcodeNicolai Hähnle2018-04-203-11/+66
* ac/nir: fix atomic compare-and-swapNicolai Hähnle2018-04-201-0/+1
* radv: Add Vega M support.Bas Nieuwenhuizen2018-04-194-2/+11
* radv: Add bound checking workaround for dynamic buffers.Bas Nieuwenhuizen2018-04-193-1/+5
* radv: enable DCC for MSAA 2x textures on VI under an optionSamuel Pitoiset2018-04-194-1/+13
* radv: decompress DCC for multisampled source images before resolvingSamuel Pitoiset2018-04-194-4/+18
* radv: add a workaround for fast clears with DCC and MSAA texturesSamuel Pitoiset2018-04-191-0/+9
* radv: allocate CMASK for DCC fast clear with MSAASamuel Pitoiset2018-04-191-0/+7
* radv: implement fast color clear for DCC with MSAASamuel Pitoiset2018-04-191-1/+16
* radv: make sure to sync after resolving using the compute pathSamuel Pitoiset2018-04-191-0/+3
* radv: dump the SHA1 of SPIRV in the hang reportSamuel Pitoiset2018-04-191-1/+8
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-29 18:18:21 +0000