summaryrefslogtreecommitdiffstats
path: root/src/amd
Commit message (Expand)AuthorAgeFilesLines
...
* radv: misc GFX9 changes.Dave Airlie2017-06-063-6/+21
* radv: add some GFX9 specific events.Dave Airlie2017-06-061-0/+16
* radv: add IA_MULTI_VGT_PARAM support for GFX9.Dave Airlie2017-06-063-5/+16
* radv: add rb+ support for GFX9Dave Airlie2017-06-065-1/+22
* radv: add GFX9 cache flushing support.Dave Airlie2017-06-064-51/+145
* radv: add texture descriptor/fmask/cmask support for GFX9Dave Airlie2017-06-061-31/+158
* radv: add GFX9 to initialisation cmd buffer.Dave Airlie2017-06-062-16/+61
* radv: don't setup raster_config on gfx9.Dave Airlie2017-06-061-12/+16
* radv: add gfx9 cp dma support.Dave Airlie2017-06-061-5/+16
* radv: add gfx9 depth/stencil surface support.Dave Airlie2017-06-063-15/+74
* radv: add GFX9 support for color surfaces.Dave Airlie2017-06-063-16/+69
* radv: add some misc gfx9 pieces.Dave Airlie2017-06-066-0/+13
* radv: set offchip hs param like radeonsi.Dave Airlie2017-06-061-3/+1
* radv: fix typo in comment.Dave Airlie2017-06-061-1/+1
* radv: add a comment from radeonsi before cp dma function.Dave Airlie2017-06-061-0/+4
* radv: remove doubled up prototype.Dave Airlie2017-06-061-4/+0
* radv: split metadata struct into legacy/gfx9 parts.Dave Airlie2017-06-063-41/+58
* radv: refactor some texture descriptor state.Dave Airlie2017-06-061-9/+17
* radv: refactor color surface init before gfx9.Dave Airlie2017-06-061-25/+35
* radv: refactor depth/stencil state setupDave Airlie2017-06-061-57/+62
* radv: use radv_foreach_stage in a couple of places.Dave Airlie2017-06-061-46/+12
* radv: use ac_compute_surfaceNicolai Hähnle2017-06-051-386/+6
* radv: prepare fmask surface creationDave Airlie2017-06-052-7/+7
* radv: use amdgpu_addr_createNicolai Hähnle2017-06-054-158/+5
* radv: stop using radv_amdgpu_winsys::familyNicolai Hähnle2017-06-052-2/+2
* radv: use ac_gpu_infoNicolai Hähnle2017-06-055-229/+13
* radv: remove radeon_info::nameNicolai Hähnle2017-06-053-30/+27
* radv: use ac_surface data structuresNicolai Hähnle2017-06-058-153/+81
* radv: rename radeon_surf::bo_{size,alignment} to surf_{size,alignment}Nicolai Hähnle2017-06-053-12/+13
* radv: remove unused RADEON_SURF_HAS_SBUFFER_MIPTREENicolai Hähnle2017-06-052-3/+1
* radv: remove radeon_surf_level::nblk_zNicolai Hähnle2017-06-053-6/+1
* radv: remove radeon_surf_level::dcc_enabledNicolai Hähnle2017-06-055-6/+7
* radv: remove radeon_surf_level::pitch_bytesNicolai Hähnle2017-06-055-13/+3
* radv: add surface helper variable in radv_GetImageSubresourceLayoutNicolai Hähnle2017-06-051-6/+7
* radv: fewer than 8 RBs are possibleNicolai Hähnle2017-06-051-2/+0
* ac/surface/gfx6: explicitly support S8 surfacesNicolai Hähnle2017-06-051-25/+50
* ac/nir: set workgroup size attribute to correct value.Dave Airlie2017-06-051-3/+32
* ac: add new helper function to add a integer target dependent function attr.Dave Airlie2017-06-052-0/+15
* radv: add external memory support.Dave Airlie2017-06-053-14/+183
* radv: Add VkPhysicalDeviceIDProperties support.Bas Nieuwenhuizen2017-06-052-2/+23
* radv: Add support for external queue family.Bas Nieuwenhuizen2017-06-051-1/+6
* radv/formats: reverse how the image format properties KHR2 is handledDave Airlie2017-06-051-30/+46
* radv: Dirty all descriptors sets when changing the pipeline.Bas Nieuwenhuizen2017-06-032-8/+14
* radv: Set both compute and graphics SGPRS on descriptor set flush.Bas Nieuwenhuizen2017-06-031-50/+50
* radv: realign cp dma code with radeonsiDave Airlie2017-06-021-86/+70
* radv: bump some base addresses to 64-bits.Dave Airlie2017-06-021-9/+9
* radv: factor out eop event writing code. (v2)Dave Airlie2017-06-024-65/+82
* radv: factor out si_emit_wait_fence code.Dave Airlie2017-06-024-22/+20
* radv: Revert HTILE reset word to 0xFFFFFFFF.Bas Nieuwenhuizen2017-05-311-1/+1
* radv: Reserve space for descriptor and push constant user SGPR setting.Bas Nieuwenhuizen2017-05-291-0/+8
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-27 10:09:39 +0000