summaryrefslogtreecommitdiffstats
path: root/src/amd
Commit message (Expand)AuthorAgeFilesLines
* ac/surface: disallow rotated micro tile modeMarek Olšák2018-06-211-2/+19
* radv: set EVENT_WRITE_EOP.INT_SEL = wait for write confirmationSamuel Pitoiset2018-06-211-3/+9
* radv: use EOP_DATA_SEL_* instead of magic numbersSamuel Pitoiset2018-06-213-6/+12
* vulkan: EXT_acquire_xlib_display requires libXrandr headers to buildKeith Packard2018-06-202-2/+3
* radv: Add VK_EXT_display_surface_counter to radv driverKeith Packard2018-06-202-0/+13
* radv: always initialize the clear depth/stencil values to 0Samuel Pitoiset2018-06-203-22/+27
* radv: always initialize the clear color values to 0Samuel Pitoiset2018-06-203-8/+26
* radv: always initialize the DCC predicate to FALSESamuel Pitoiset2018-06-201-0/+2
* radv: do not use an user SGPR for the sample position offsetSamuel Pitoiset2018-06-203-40/+30
* radv: don't store the number of samples as log2Samuel Pitoiset2018-06-204-7/+12
* radv: remove unnecessary code around CACHE_FLUSH_AND_INV_TS_EVENTSamuel Pitoiset2018-06-201-18/+1
* radv: Fix flush_bits being used uninitialized.Bas Nieuwenhuizen2018-06-201-1/+1
* radv: Add EXT_acquire_xlib_display to radv driver [v2]Keith Packard2018-06-195-6/+52
* radv: Add EXT_direct_mode_display to radv driverKeith Packard2018-06-192-0/+12
* radv: Add KHR_display extension to radv [v5]Keith Packard2018-06-197-2/+194
* vulkan: Add KHR_display extension using DRM [v10]Keith Packard2018-06-193-1/+11
* radv: Merge the flush bits of CMASK & DCC clear.Bas Nieuwenhuizen2018-06-191-1/+1
* radv: Don't check for pipeline being set in draw.Bas Nieuwenhuizen2018-06-191-1/+0
* amd,radeonsi: rename radeon_winsys_cs -> radeon_cmdbufMarek Olšák2018-06-1911-143/+143
* ac/gpu_info: add radeon_info::num_tcc_blocksMarek Olšák2018-06-192-0/+11
* ac/surface: Set compressZ for stencil-only surfaces.Bas Nieuwenhuizen2018-06-191-1/+1
* radv: fix reported number of available VGPRsEric Engestrom2018-06-181-1/+1
* radv: Use less conservative approximation for context rolls.Bas Nieuwenhuizen2018-06-181-3/+6
* radv: fix bitwise checkEric Engestrom2018-06-181-1/+1
* ac: Clear meminfo to avoid valgrind warning.Bas Nieuwenhuizen2018-06-161-1/+1
* radv: fix emitting the TCS regs on GFX9Samuel Pitoiset2018-06-161-1/+0
* Revert "radv: always set/load both depth and stencil clear values"Samuel Pitoiset2018-06-151-5/+28
* radv: don't check for linear images in emit_fast_color_clear()Samuel Pitoiset2018-06-151-2/+0
* radv: allow RADV_PERFTEST=dccmsaa on GFX9Samuel Pitoiset2018-06-151-2/+2
* radv: add RADV_DEBUG=checkirSamuel Pitoiset2018-06-155-3/+11
* radv: update ZRANGE_PRECISION in radv_update_bound_fast_clear_ds()Samuel Pitoiset2018-06-151-31/+15
* radv: clean up radv_{set,load}_depth_clear_regs() helpersSamuel Pitoiset2018-06-153-32/+44
* radv: always set/load both depth and stencil clear valuesSamuel Pitoiset2018-06-151-28/+5
* radv: update the fast ds clear values only if the image is boundSamuel Pitoiset2018-06-151-5/+32
* radv: clean up radv_{set,load}_color_clear_regs() helpersSamuel Pitoiset2018-06-153-33/+47
* radv: update the fast color clear values only if the image is boundSamuel Pitoiset2018-06-151-3/+32
* radv: remove multisample bit from shader key.Dave Airlie2018-06-153-4/+0
* radv: Fix output for sparse MRTs.Bas Nieuwenhuizen2018-06-141-9/+10
* radv: update the ZRANGE_PRECISION value for the TC-compat bugSamuel Pitoiset2018-06-141-0/+108
* ac: handle undefined EQAA samples in ac_apply_fmask_to_sampleMarek Olšák2018-06-131-2/+4
* ac/gpu_info: report real total memory sizesMarek Olšák2018-06-131-28/+54
* radv: don't fast clear HTILE for 16-bit depth surfaces on GFX8Samuel Pitoiset2018-06-131-0/+8
* radv: add a workaround for DXVK hangs by setting amdgpu-skip-thresholdSamuel Pitoiset2018-06-091-1/+78
* radv: fix missing ZRANGE_PRECISION(1) for GFX9+Samuel Pitoiset2018-06-091-1/+2
* ac: fix possible truncation of intrinsic nameTimothy Arceri2018-06-081-1/+1
* amd/common: Fix number of coords for getlod.Bas Nieuwenhuizen2018-06-071-3/+18
* radv: fix Coverity no effect control flow issueTimothy Arceri2018-06-071-1/+1
* radv: Use correct color format for fast clearsPhilip Rebohle2018-06-051-2/+2
* radv: Do not hardcode fast clear formats.Bas Nieuwenhuizen2018-06-051-180/+73
* amd/common: use the dimension-aware image intrinsics on LLVM 7+Nicolai Hähnle2018-06-041-24/+165