summaryrefslogtreecommitdiffstats
path: root/src/amd
Commit message (Expand)AuthorAgeFilesLines
* radv: fix null winsys gpu_info arrayRhys Perry2020-04-031-28/+27
* radv, aco: collect statistics if requested but executables are notRhys Perry2020-04-034-17/+22
* aco: add vmem/smem score statisticRhys Perry2020-04-033-9/+155
* aco: add various compiler statisticsRhys Perry2020-04-035-5/+155
* radv: add code for exposing compiler statisticsRhys Perry2020-04-034-7/+52
* radv/llvm: enable 16-bit storage features on GFX6-GFX7Samuel Pitoiset2020-04-031-8/+7
* ac/nir: split 16-bit SSBO stores on GFX6Samuel Pitoiset2020-04-031-4/+5
* ac/nir: split 16-bit load/store to global memory on GFX6Samuel Pitoiset2020-04-031-4/+2
* radv/llvm: enable 8-bit storage features on GFX6-GFX7Samuel Pitoiset2020-04-031-7/+6
* ac/nir: split 8-bit SSBO stores on GFX6Samuel Pitoiset2020-04-031-0/+9
* ac/nir: split 8-bit load/store to global memory on GFX6Samuel Pitoiset2020-04-031-9/+22
* aco: always optimize v_mad to v_madak in presence of literalsSamuel Pitoiset2020-04-031-2/+11
* radv: Filter extensions not whitelisted for AndroidDrew Davenport2020-04-031-2/+80
* aco: only break SMEM clauses if XNACK is enabled (mostly APUs)Samuel Pitoiset2020-04-014-31/+75
* aco: look at p_{extract,split}_vector's definitions in pred_by_exec_mask()Rhys Perry2020-03-301-2/+5
* aco: Implement b2b32 and b2b1Jason Ekstrand2020-03-302-0/+4
* aco: Don't store LS VS outputs to LDS when TCS doesn't need them.Timur Kristóf2020-03-302-2/+14
* aco: When LS and HS invocations are the same, pass LS outputs in temps.Timur Kristóf2020-03-301-0/+35
* aco: Extract store_output_to_temps into a separate function.Timur Kristóf2020-03-301-21/+32
* aco: Fix workgroup size calculation.Timur Kristóf2020-03-305-35/+39
* aco: Extract setup_tcs_info to a separate function.Timur Kristóf2020-03-301-12/+19
* aco: Zero-fill undefined elements in create_vec_from_array.Timur Kristóf2020-03-301-7/+15
* aco: Change isel inputs/outputs to a flat array.Timur Kristóf2020-03-302-20/+25
* aco: Treat outputs of the previous stage as inputs of the next stage.Timur Kristóf2020-03-302-21/+28
* aco: Use more optimal sequence at the beginning of merged shaders.Timur Kristóf2020-03-301-3/+17
* aco: Skip 2nd read of merged wave info when TCS in/out vertices are equal.Timur Kristóf2020-03-302-6/+18
* aco: Allow combining LDS loads when loading tess factors.Timur Kristóf2020-03-301-13/+13
* aco: Allow combining TCS output VMEM stores.Timur Kristóf2020-03-301-1/+1
* aco: Fix handling of tess factors.Timur Kristóf2020-03-302-22/+13
* aco: Extract tcs_driver_location_matches_api_mask to separate function.Timur Kristóf2020-03-301-21/+30
* aco: Create null exports in instruction selection instead of assembler.Timur Kristóf2020-03-303-36/+72
* meson: inline `inc_common`Eric Engestrom2020-03-285-5/+5
* radv: stop including files from mesa/mainMarek Olšák2020-03-279-7/+14
* ac/nir: use llvm.amdgcn.rcp in ac_build_fdiv()Samuel Pitoiset2020-03-272-20/+12
* ac/nir: use llvm.amdgcn.rsq for nir_op_frsqSamuel Pitoiset2020-03-271-3/+2
* ac/nir: use llvm.amdgcn.rcp for nir_op_frcpSamuel Pitoiset2020-03-271-2/+2
* ac: fix ac_build_is_helper_invocation when postponed_kill is nullPierre-Eric Pelloux-Prayer2020-03-251-0/+3
* radv: enable VK_KHR_8bit_storage on GFX6-GFX7Samuel Pitoiset2020-03-241-1/+1
* aco: implement 64-bit VGPR constant copies in handle_operands()Rhys Perry2020-03-242-4/+39
* aco: remove dead code in handle_operands()Rhys Perry2020-03-241-19/+3
* aco: fix boolean undef regclassRhys Perry2020-03-231-0/+2
* aco: emit IR in IF's merge block instead if the other side ends in a jumpRhys Perry2020-03-231-6/+92
* aco: improve check for unreachable loop continue blocksRhys Perry2020-03-231-6/+10
* aco: skip NIR in unreachable merge blocksRhys Perry2020-03-231-2/+6
* aco: handle when ACO adds new continue edgesRhys Perry2020-03-232-1/+92
* aco: handle missing second predecessors at merge block phisRhys Perry2020-03-231-0/+4
* aco: set has_divergent_branch for discards in loopsRhys Perry2020-03-231-0/+3
* radv/llvm: fix subgroup shuffle for chips without bpermuteSamuel Pitoiset2020-03-232-5/+30
* radv/winsys: spoof some values for num_render_backends in the null winsysSamuel Pitoiset2020-03-231-40/+32
* radv/winsys: fix wrong PCI ID for Vega10 in the null winsysSamuel Pitoiset2020-03-231-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-04 07:13:00 +0000