summaryrefslogtreecommitdiffstats
path: root/src/amd/vulkan
Commit message (Expand)AuthorAgeFilesLines
...
* radv: make shader BOs read-only for the GPUSamuel Pitoiset2018-01-083-1/+7
* radv: make descriptor BOs read-only for the GPUSamuel Pitoiset2018-01-082-3/+7
* radv: make the indirect GFX config BO read-only for the GPUSamuel Pitoiset2018-01-081-1/+2
* radv/winsys: make IBs read-only for the GPUSamuel Pitoiset2018-01-081-6/+11
* radv/winsys: add RADEON_FLAG_READ_ONLYSamuel Pitoiset2018-01-082-1/+4
* radv/winsys: rework radv_amdgpu_bo_va_op()Samuel Pitoiset2018-01-081-17/+23
* radv: remove unused radv_color_buffer_info::cb_clear_valueXSamuel Pitoiset2018-01-051-2/+0
* radv: limit the scissor bug workaround to Vega 10 and RavenSamuel Pitoiset2018-01-051-1/+6
* radv: Use correct flush bits for flushing L2 during CB/DB flushes.Bas Nieuwenhuizen2018-01-041-13/+16
* radv: Invalidate L1 for VK_ACCESS_VERTEX_ATTRIBUTE_READ_BIT.Bas Nieuwenhuizen2018-01-041-1/+1
* radv/gfx9: reduce the number of input VGPRs for the GS stageSamuel Pitoiset2018-01-041-1/+14
* amd/common: scan if gl_PrimitiveID is used before translating to LLVMSamuel Pitoiset2018-01-041-3/+3
* radv: Allow writing 0 scissors.Bas Nieuwenhuizen2018-01-041-1/+2
* radv: Use correct HTILE expanded words.Bas Nieuwenhuizen2018-01-041-2/+4
* ac: rename has_syncobj_wait -> has_syncobj_wait_for_submitMarek Olšák2018-01-042-5/+5
* radv: Implement binning on GFX9.Bas Nieuwenhuizen2017-12-314-6/+348
* radv: Add flag for enabling binning.Bas Nieuwenhuizen2017-12-312-0/+9
* radv: Also set DCC params for sampling for input attachment usage.Bas Nieuwenhuizen2017-12-291-1/+2
* radv: Enable DCC with transfers.Bas Nieuwenhuizen2017-12-291-2/+1
* radv: Decompress copy destination if formats are incompatible.Bas Nieuwenhuizen2017-12-291-2/+25
* radv: Disable DCC for GENERAL layout and compute transfer dest.Bas Nieuwenhuizen2017-12-294-8/+47
* radv: Don't init DCC metadata during FS resolve.Bas Nieuwenhuizen2017-12-291-5/+0
* radv: Make color meta operations layout aware.Bas Nieuwenhuizen2017-12-295-110/+145
* radv: Add compute DCC decompress.Bas Nieuwenhuizen2017-12-293-0/+275
* radv: Use the meta fast clear destructor on construction failure.Bas Nieuwenhuizen2017-12-291-6/+3
* radv: Add GFX DCC decompress.Bas Nieuwenhuizen2017-12-292-12/+83
* radv: Don't enable DCC / TC compat HTILE for storage images.Bas Nieuwenhuizen2017-12-291-5/+6
* Revert "radv/gfx9: fix block compression texture views."Bas Nieuwenhuizen2017-12-291-35/+0
* radv/gfx9: use correct swizzle parameter to work out border swizzle.Dave Airlie2017-12-291-2/+2
* radv/gfx9: use a bigger hammer to flush cb/db caches.Dave Airlie2017-12-291-1/+8
* radv/gfx9: fix block compression texture views.Dave Airlie2017-12-291-0/+35
* radv/gfx9: fix buffer to image for 3d images on compute queuesDave Airlie2017-12-292-15/+48
* radv/gfx9: fix 3d image clears on compute queuesDave Airlie2017-12-292-9/+65
* radv/gfx9: fix 3d image to image transfers on compute queues.Dave Airlie2017-12-292-20/+56
* radv: fix pipeline statistics end query on compute queueDave Airlie2017-12-281-1/+1
* radv: fix events on compute queues.Dave Airlie2017-12-281-1/+1
* radv: move local bos usage to a perftest flag.Dave Airlie2017-12-285-1/+5
* radv: Always use fragment resolve if dest uses DCC.Bas Nieuwenhuizen2017-12-281-5/+4
* radv: Use correct framebuffer size for partial FS resolves.Bas Nieuwenhuizen2017-12-281-2/+2
* radv: Fix fragment resolve destination offset.Bas Nieuwenhuizen2017-12-281-2/+2
* radv: Don't handle DCC in compute resolve.Bas Nieuwenhuizen2017-12-281-4/+1
* radv: Flush caches before subpass resolve.Bas Nieuwenhuizen2017-12-282-0/+18
* radv: Invert condition for all samples identical during resolve.Bas Nieuwenhuizen2017-12-281-1/+1
* radv: don't do format replacement on tc compat htile surfaces.Dave Airlie2017-12-281-1/+2
* radv/gfx9: use correct stencil format for tc compat htile.Dave Airlie2017-12-281-4/+7
* radv: set some dcc parameters depending on if texture will be sampledDave Airlie2017-12-271-1/+10
* radv/radeonsi: set dcc min uncompressed properly for APUs.Dave Airlie2017-12-271-0/+10
* amd/common/radv/radeonsi: use register defines for dcc block sizes.Dave Airlie2017-12-271-3/+3
* radv: Fix DCC compatible formats.Bas Nieuwenhuizen2017-12-231-1/+1
* radv: reduce the number of small surfaces that need CMASK or DCCSamuel Pitoiset2017-12-221-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-22 19:32:17 +0000