summaryrefslogtreecommitdiffstats
path: root/src/amd/vulkan
Commit message (Expand)AuthorAgeFilesLines
...
* radv/gfx10: implement radv_flush_vertex_descriptors() changeSamuel Pitoiset2019-07-071-3/+10
* radv/gfx10: implement fill_geom_tess_rings()Samuel Pitoiset2019-07-071-20/+57
* radv/gfx10: implement radv_CmdBindDescriptorSets()Samuel Pitoiset2019-07-071-3/+11
* radv/gfx10: implement write_buffer_descriptor()Samuel Pitoiset2019-07-071-3/+10
* radv/gfx10: use the correct register for image descriptor dumpingSamuel Pitoiset2019-07-071-2/+5
* radv/gfx10: implement radv_pipeline_generate_hw_hs()Samuel Pitoiset2019-07-071-5/+18
* radv/gfx10: implement radv_fill_shader_variant()Samuel Pitoiset2019-07-071-2/+7
* radv/gfx10: implement radv_pipeline_generate_geometry_shader()Samuel Pitoiset2019-07-071-3/+9
* radv/gfx10: implement radv_init_sampler()Samuel Pitoiset2019-07-071-6/+13
* radv/gfx10: fix PS exports for SPI_SHADER_32_ARSamuel Pitoiset2019-07-071-3/+9
* radv/gfx10: implement radv_get_device_name()Samuel Pitoiset2019-07-071-0/+3
* radv/gfx10: set RADV_FORCE_FAMILYSamuel Pitoiset2019-07-071-1/+3
* radv/gfx10: fix a possible hang with exp pos0 with done=0 and exec=0Samuel Pitoiset2019-07-071-0/+8
* radv/gfx10: set PA_SC_TILE_STEERING_OVERRIDESamuel Pitoiset2019-07-071-0/+2
* radv/gfx10: set cache control registersSamuel Pitoiset2019-07-071-0/+21
* radv/gfx10: update DB_DFSM_CONTROL registerSamuel Pitoiset2019-07-071-2/+8
* radv/gfx10: update DB_Z_INFO registerSamuel Pitoiset2019-07-071-2/+2
* radv/gfx10: implement radv_emit_global_shader_pointers()Samuel Pitoiset2019-07-071-1/+11
* radv/gfx10: implement radv_emit_tess_factor_ring()Samuel Pitoiset2019-07-071-1/+5
* radv/gfx10: implement radv_emit_fb_ds_state()Samuel Pitoiset2019-07-071-2/+20
* radv/gfx10: implement radv_initialise_ds_surface()Samuel Pitoiset2019-07-072-10/+25
* radv/gfx10: implement radv_emit_fb_color_state()Samuel Pitoiset2019-07-071-1/+30
* radv/gfx10: implement radv_initialise_color_surface()Samuel Pitoiset2019-07-072-11/+28
* radv/gfx10: implement radv_init_dcc_control_reg()Samuel Pitoiset2019-07-071-22/+32
* radv/gfx10: implement radv_make_buffer_descriptor()Samuel Pitoiset2019-07-071-9/+25
* radv/gfx10: implement si_set_mutable_tex_desc_fields()Samuel Pitoiset2019-07-071-3/+30
* radv/gfx10: add gfx10_make_texture_descriptorSamuel Pitoiset2019-07-071-20/+177
* radv/gfx10: generate gfx10_format_table.hSamuel Pitoiset2019-07-073-1/+295
* radv/gfx10: increase maximum number of layers to 8192Samuel Pitoiset2019-07-071-2/+2
* radv/gfx10: increase maximum number of levels to 14Samuel Pitoiset2019-07-071-1/+2
* radv/gfx10: set MAX_ALLOC_COUNTSamuel Pitoiset2019-07-071-1/+13
* ac: destroy passes in ac_destroy_llvm_compilerMarek Olšák2019-07-041-1/+0
* ac: replace glc,slc with cache_policy for loadsMarek Olšák2019-07-041-5/+4
* ac: replace glc,slc with cache_policy for storesMarek Olšák2019-07-041-10/+10
* radv: Switch to using rtld.Bas Nieuwenhuizen2019-07-043-49/+35
* radv: Move more stuff to variant create time.Bas Nieuwenhuizen2019-07-042-61/+65
* radv: Add the concept of radv shader binaries.Bas Nieuwenhuizen2019-07-046-233/+346
* radv: Add export_prim_id to the shader variant info.Bas Nieuwenhuizen2019-07-043-2/+6
* radv: use last nir shader to determine stage in postprocessingBas Nieuwenhuizen2019-07-041-1/+1
* radv: Merge rsrc1/rsrc2 fields with the config fields.Bas Nieuwenhuizen2019-07-044-46/+39
* radv: do not crash when generating binning state for unknown chipsSamuel Pitoiset2019-07-041-22/+22
* radv: fix potential crash in the compute resolve pathSamuel Pitoiset2019-07-041-2/+3
* amd/common/gfx10: add register JSONNicolai Hähnle2019-07-033-5/+5
* radv: gfx10 is not supportedNicolai Hähnle2019-07-031-0/+3
* radv: Support VK_EXT_queue_family_foreign.Bas Nieuwenhuizen2019-07-033-3/+7
* radv: Fix interactions between variable descriptor count and inline uniform b...Bas Nieuwenhuizen2019-07-031-1/+5
* radv: only allocate a 32-bit value for the TC-compat range metadataSamuel Pitoiset2019-07-031-2/+2
* radv: remove unused code in radv_update_tc_compat_zrange_metadata()Samuel Pitoiset2019-07-031-2/+0
* radv: add radv_get_depth_pipeline() helperSamuel Pitoiset2019-07-031-25/+41
* radv: enable DCC for layers on GFX8Samuel Pitoiset2019-07-021-9/+23
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-20 20:14:26 +0000