summaryrefslogtreecommitdiffstats
path: root/src/amd/vulkan/winsys
Commit message (Expand)AuthorAgeFilesLines
* ac: add radeon_info::num_rings and move ring_type to amd_family.hMarek Olšák2019-11-191-2/+2
* radv: Fix timeout handling in syncobj wait.Bas Nieuwenhuizen2019-10-311-1/+1
* util: remove LIST_DEL macroTimothy Arceri2019-10-281-1/+1
* util: remove LIST_ADDTAIL macroTimothy Arceri2019-10-281-1/+1
* util: remove LIST_INITHEAD macroTimothy Arceri2019-10-281-1/+1
* radv: Check the size of the imported buffer.Bas Nieuwenhuizen2019-10-101-1/+6
* radv: Cleanup buffer_from_fd.Bas Nieuwenhuizen2019-10-101-3/+1
* radv/winsys: add support for GS and OA domainsSamuel Pitoiset2019-09-161-0/+4
* amd: replace major llvm version checks with LLVM_VERSION_MAJOREric Engestrom2019-09-061-1/+2
* tree-wide: replace MAYBE_UNUSED with ASSERTEDEric Engestrom2019-07-311-1/+1
* radv/gfx10: enable 1D texturesSamuel Pitoiset2019-07-121-2/+4
* radv/gfx10: enable support for NAVI10, NAVI12 and NAVI14Samuel Pitoiset2019-07-071-3/+0
* radv/gfx10: require LLVM 9+Samuel Pitoiset2019-07-071-0/+6
* radv: gfx10 is not supportedNicolai Hähnle2019-07-031-0/+3
* ac: rename SI-CIK-VI to GFX6-GFX7-GFX8Marek Olšák2019-05-152-2/+2
* radv: Clean up signalled and submitted fields from winsys fences.Bas Nieuwenhuizen2019-05-131-0/+29
* radv: Use local buffers for the global bo list.Bas Nieuwenhuizen2019-04-151-1/+2
* radeonsi: enable displayable DCC on RavensMarek Olšák2019-04-041-0/+4
* radv: set the maximum number of IBs per submit to 192Samuel Pitoiset2019-03-121-0/+7
* radv/winsys: fix BO list creation when RADV_DEBUG=allbos is setSamuel Pitoiset2019-02-131-0/+1
* radv/winsys: fix hash when adding internal buffersSamuel Pitoiset2019-01-301-1/+1
* radv/winsys: Add priority handling during submit.Bas Nieuwenhuizen2019-01-293-49/+115
* radv/winsys: Set winsys bo priority on creation.Bas Nieuwenhuizen2019-01-293-9/+21
* radv: add support for VK_EXT_memory_budgetSamuel Pitoiset2019-01-153-1/+47
* radv: compute optimal VM alignment for imported buffersSamuel Pitoiset2018-12-201-1/+30
* radv/android: Use buffer metadata to determine scanout compat.Bas Nieuwenhuizen2018-12-041-0/+53
* amd/addrlib: update Mesa's copy of addrlibNicolai Hähnle2018-11-292-2/+1
* radv: Align large buffers to the fragment size.Bas Nieuwenhuizen2018-11-271-1/+5
* radv/winsys: remove the max IBs per submit limit for the sysmem pathSamuel Pitoiset2018-11-191-17/+29
* radv/winsys: remove the max IBs per submit limit for the fallback pathSamuel Pitoiset2018-11-191-48/+55
* radv/winsys: do not assign last submission when chained path failedSamuel Pitoiset2018-10-311-1/+4
* radv/winsys: fix buffer deletion in the sysmem pathSamuel Pitoiset2018-10-311-2/+3
* radv/winsys: cleanup the chained submission pathSamuel Pitoiset2018-10-311-11/+17
* radv/winsys: remove unused surface_best()Samuel Pitoiset2018-10-311-7/+0
* radv/winsys: fix creating the BO list for virtual buffersSamuel Pitoiset2018-08-171-1/+1
* radv/winsys: use alloca() for semaphore dependenciesSamuel Pitoiset2018-07-171-6/+2
* radv: get rid of buffer object prioritiesSamuel Pitoiset2018-07-121-45/+14
* radv: winsys/amdgpu: include missing pthread.h headerMauro Rossi2018-07-071-0/+1
* radv/winsys: make use of radeon_emit()Samuel Pitoiset2018-07-051-11/+12
* amd,radeonsi: rename radeon_winsys_cs -> radeon_cmdbufMarek Olšák2018-06-191-33/+33
* radv/winsys: allow to allocate BOs in the 32-bit addr spaceSamuel Pitoiset2018-05-221-1/+2
* radv/winsys: request high addressSamuel Pitoiset2018-05-221-4/+6
* amd: remove support for LLVM 4.0Marek Olšák2018-05-171-7/+0
* radv/winsys: fix leaking resources from bo's imported by fdAndres Rodriguez2018-04-301-0/+1
* radv/winsys: allow to submit up to 4 IBs for chips without chainingSamuel Pitoiset2018-04-201-50/+168
* radv/winsys: allow local BOs on APUsSamuel Pitoiset2018-04-201-1/+2
* radv: Keep a global BO list for VkMemory.Bas Nieuwenhuizen2018-04-181-7/+39
* mesa: include mtypes.h lessMarek Olšák2018-04-122-0/+4
* radv: Use the syncobj wait ioctl to wait on fences if possible.Bas Nieuwenhuizen2018-03-011-4/+4
* radv: Implement more efficient !waitAll fence waiting.Bas Nieuwenhuizen2018-03-011-0/+34
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-18 01:02:46 +0000