summaryrefslogtreecommitdiffstats
path: root/src/amd/vulkan/radv_shader.c
Commit message (Expand)AuthorAgeFilesLines
* ac/nir,radv: Optimize bounds check for 64 bit CAS.Bas Nieuwenhuizen2019-08-021-0/+1
* radv/gfx10: use the correct target machine for Wave32Samuel Pitoiset2019-08-021-1/+2
* radv/gfx10: add Wave32 support for vertex, tessellation and geometry shadersSamuel Pitoiset2019-08-021-1/+2
* radv/gfx10: add Wave32 support for fragment shadersSamuel Pitoiset2019-08-021-1/+3
* radv/gfx10: add Wave32 support for compute shadersSamuel Pitoiset2019-07-311-3/+22
* radv: Don't include radv_private.h from radv_shader.hDaniel Schürmann2019-07-301-0/+44
* radv: Delete unused local variables in optimization loopConnor Abbott2019-07-291-0/+2
* radv/gfx10: emit streamout shader configSamuel Pitoiset2019-07-241-7/+7
* radv/gfx10: fix VS input VGPRs with the legacy pathSamuel Pitoiset2019-07-241-2/+6
* radv: fix dumping disassembly with RADV_DEBUG=shadersSamuel Pitoiset2019-07-231-1/+2
* radv: move nir_opt_conditional_discard out of optimization loopDaniel Schürmann2019-07-221-1/+1
* radv: Fix uninitialized warning.Bas Nieuwenhuizen2019-07-211-1/+2
* ac/rtld: add support for Wave32Marek Olšák2019-07-191-0/+1
* radv: fix crash in shader tracing.Dave Airlie2019-07-191-1/+1
* radv: dont store disasm string unless keep_shader_info flag setTimothy Arceri2019-07-181-11/+13
* radv/gfx10: implement VK_EXT_post_depth_coverageSamuel Pitoiset2019-07-171-0/+1
* radv/gfx10: fallback to the legacy path if tess and extreme geometrySamuel Pitoiset2019-07-171-1/+1
* radv/gfx10: enable OC_LDS_EN for NGG GS if the ES stage is TESSamuel Pitoiset2019-07-151-1/+2
* radv/gfx10: allocate ESGS ring space for exporting PrimitiveIDSamuel Pitoiset2019-07-151-1/+20
* radv/gfx10: set HS/GS/CS.WGP_MODESamuel Pitoiset2019-07-121-4/+8
* radv: tidy up radv_get_shader_name() and add NGG stagesSamuel Pitoiset2019-07-121-9/+28
* radv/gfx10: implement support for GS as NGGSamuel Pitoiset2019-07-111-0/+5
* radv/gfx10: Use correct ES shader for es_vgpr_comp_cnt for GS.Bas Nieuwenhuizen2019-07-111-2/+5
* radv: Don't optimize after lowering FS inputsConnor Abbott2019-07-101-1/+0
* radv: set correct number of VGPRs for GS on GFX10Samuel Pitoiset2019-07-091-1/+1
* radv: fix computing the number of ES VGPRS for TES on GFX10Samuel Pitoiset2019-07-091-1/+2
* radv/gfx10: Add pipeline state support for tess.Bas Nieuwenhuizen2019-07-091-6/+30
* radv: Use NIR barycentric intrinsicsConnor Abbott2019-07-081-4/+154
* radv: Make FragCoord a sysvalConnor Abbott2019-07-081-1/+2
* radv: Lower input attachments in NIR.Daniel Schürmann2019-07-081-0/+3
* radv/gfx10: implement NGG support (VS only)Samuel Pitoiset2019-07-071-3/+16
* radv/gfx10: Set MEM_ORDERED flags on shaders.Bas Nieuwenhuizen2019-07-071-0/+9
* radv/gfx10: do not set stream output shader configSamuel Pitoiset2019-07-071-7/+7
* radv/gfx10: implement radv_fill_shader_variant()Samuel Pitoiset2019-07-071-2/+7
* radv: Move more stuff to variant create time.Bas Nieuwenhuizen2019-07-041-3/+65
* radv: Add the concept of radv shader binaries.Bas Nieuwenhuizen2019-07-041-113/+201
* radv: Add export_prim_id to the shader variant info.Bas Nieuwenhuizen2019-07-041-2/+2
* radv: Merge rsrc1/rsrc2 fields with the config fields.Bas Nieuwenhuizen2019-07-041-21/+21
* amd/common/gfx10: add register JSONNicolai Hähnle2019-07-031-1/+1
* nir: Add lower_rotate flag and set to true in all driversSagar Ghuge2019-07-011-0/+1
* radv: rework how the number of VGPRs is computedSamuel Pitoiset2019-07-011-3/+31
* radv: the number of VGPR_COMP_CNT for GS is expected to be 0 on GFX8Samuel Pitoiset2019-07-011-1/+1
* radv: reduce number of VGPRs for TESS_EVAL if primitive ID is not usedSamuel Pitoiset2019-07-011-3/+10
* amd/common: lower bitfield_extract to ubfe/ibfe.Daniel Schürmann2019-06-241-0/+1
* amd/common: lower bitfield_insert to bfm & bitfield_selectDaniel Schürmann2019-06-241-0/+1
* radv: enable AMD_shader_ballot with RADV_PERFTEST_SHADER_BALLOT ('shader_ball...Daniel Schürmann2019-06-131-1/+1
* spirv/nir: add support for AMD_shader_ballot and Groups capabilityDaniel Schürmann2019-06-131-2/+3
* amd/common: use generated register headerNicolai Hähnle2019-06-031-1/+0
* spirv: Change spirv_to_nir() to return a nir_shaderCaio Marcelo de Oliveira Filho2019-05-291-5/+4
* radv: Don't re-use entry_point pointer from spirv_to_nirCaio Marcelo de Oliveira Filho2019-05-291-10/+8
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-28 14:58:31 +0000