aboutsummaryrefslogtreecommitdiffstats
path: root/src/amd/vulkan/radv_cmd_buffer.c
Commit message (Expand)AuthorAgeFilesLines
* radv: Enable RB+ where possible.Bas Nieuwenhuizen2018-04-111-0/+140
* radv: add shader BOs to the list at pipeline bind timeSamuel Pitoiset2018-04-101-3/+15
* radv: Always reset draw user SGPRs after secondary command buffer.Bas Nieuwenhuizen2018-04-091-14/+3
* radv: Don't set instance count using predication.Bas Nieuwenhuizen2018-04-091-1/+1
* radv: fix prefetching of vertex shader and VBOs on SISamuel Pitoiset2018-04-091-1/+1
* radv: add radv_image_has_{cmask,fmask,dcc,htile}() helpersSamuel Pitoiset2018-04-091-9/+9
* radv: add radv_clear_{cmask,dcc} helpersSamuel Pitoiset2018-04-091-6/+2
* radv: don't pass the pipeline to radv_flush_constants()Samuel Pitoiset2018-04-061-5/+5
* radv: rename radv_cmd_buffer_update_vertex_descriptors()Samuel Pitoiset2018-04-061-2/+3
* radv: do not try to skip draw calls when VBOs upload failedSamuel Pitoiset2018-04-061-14/+6
* radv: fix prefetching compute shaders on CIK and older chipsSamuel Pitoiset2018-04-061-7/+8
* radv: only enable PERFECT_ZPASS_COUNTS for precision occlusion queriesSamuel Pitoiset2018-04-061-1/+3
* radv: implement a fast prefetch path for the vertex stageSamuel Pitoiset2018-04-051-10/+30
* radv: rename radv_emit_prefetch() to radv_emit_prefetch_L2()Samuel Pitoiset2018-04-051-19/+11
* radv: use a mask for VBOs and shaders prefetchingSamuel Pitoiset2018-04-051-26/+49
* radv: implement out-of-order rasterization when it's safe on VI+Samuel Pitoiset2018-04-041-0/+28
* radv: mask out high VM address bits in registers where neededSamuel Pitoiset2018-04-041-9/+9
* radv: set SAMPLE_RATE to the number of samples of the current fbSamuel Pitoiset2018-03-301-2/+5
* ac/nir: move ac_shader_variant_info and friends to radv folderSamuel Pitoiset2018-03-131-7/+7
* radv: Add trivial device group implementation.Bas Nieuwenhuizen2018-03-071-0/+7
* radv: Implement vkCmdDispatchBase.Bas Nieuwenhuizen2018-03-071-1/+40
* radv: Update MAX_API_VERSION to 1.1.0Bas Nieuwenhuizen2018-03-071-1/+1
* radv: do not set pending_reset_query in BeginCommandBuffer()Samuel Pitoiset2018-03-021-7/+0
* radv: make sure to emit cache flushes before starting a querySamuel Pitoiset2018-03-011-0/+7
* radv: Really use correct HTILE expanded words.James Legg2018-02-241-3/+3
* radv: use separate bindings for graphics and compute descriptorsSamuel Pitoiset2018-02-011-45/+89
* radv: remove predication on cache flushesMatthew Nicholls2018-01-311-1/+1
* radv: Add PM4 pregeneration for compute pipelines.Bas Nieuwenhuizen2018-01-301-58/+2
* radv: Record a PM4 sequence for graphics pipeline switches.Bas Nieuwenhuizen2018-01-301-451/+3
* radv: Determine unneeded dynamic states.Bas Nieuwenhuizen2018-01-301-22/+18
* radv: fix RADV_DEBUG=syncshaders on GFX9Samuel Pitoiset2018-01-261-1/+10
* radv: fix a GPU hang with RADV_DEBUG=syncshadersSamuel Pitoiset2018-01-261-8/+7
* radv: move spi_baryc_cntl to pipelineDave Airlie2018-01-251-5/+1
* radv: Always re-emit the sample position offset user SGPR.Bas Nieuwenhuizen2018-01-191-17/+17
* radv: emit pa_sc_mode_cntl_0 with multisample state.Bas Nieuwenhuizen2018-01-191-2/+2
* radv: Initialize DCC on transition from preinitialized.Bas Nieuwenhuizen2018-01-181-1/+3
* radv: don't emit unneeded vertex state.Dave Airlie2018-01-121-8/+45
* radv: Remove some typos.Bas Nieuwenhuizen2018-01-101-2/+2
* radv: Implement VK_EXT_discard_rectangles.Bas Nieuwenhuizen2018-01-101-0/+51
* radv: Add mapping between dynamic state mask and external enum.Bas Nieuwenhuizen2018-01-101-18/+18
* radv: avoid PS partial flushes when viewports/scissors don't changeSamuel Pitoiset2018-01-081-6/+33
* radv: add has_scissor_bug for Vega10 and RavenSamuel Pitoiset2018-01-081-2/+1
* radv: limit the scissor bug workaround to Vega 10 and RavenSamuel Pitoiset2018-01-051-1/+6
* radv: Invalidate L1 for VK_ACCESS_VERTEX_ATTRIBUTE_READ_BIT.Bas Nieuwenhuizen2018-01-041-1/+1
* radv: Use correct HTILE expanded words.Bas Nieuwenhuizen2018-01-041-2/+4
* radv: Implement binning on GFX9.Bas Nieuwenhuizen2017-12-311-0/+16
* radv: Disable DCC for GENERAL layout and compute transfer dest.Bas Nieuwenhuizen2017-12-291-6/+23
* radv: fix events on compute queues.Dave Airlie2017-12-281-1/+1
* radv: fix issue with multisample positions and interp_var_at_sample.Dave Airlie2017-12-221-1/+2
* radv: remove one useless check in radv_flush_constants()Samuel Pitoiset2017-12-191-1/+2
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-13 07:27:32 +0000