aboutsummaryrefslogtreecommitdiffstats
path: root/src/amd/llvm
Commit message (Expand)AuthorAgeFilesLines
* ac/llvm: export ac_init_llvm_once in targetsPierre-Eric Pelloux-Prayer2020-07-101-3/+2
* ac/llvm: remove the -1 hack from ac_atomic_inc_wrapPierre-Eric Pelloux-Prayer2020-07-091-10/+0
* amd/llvm: Mark pointer function arguments as 32-byte aligned.Bas Nieuwenhuizen2020-07-083-0/+14
* radv: remove the load/store workaround for Monster Hunter World with LLVMSamuel Pitoiset2020-06-262-5/+3
* ac/nir: fix 64-bit division for GL CTSMarek Olšák2020-06-232-2/+14
* ac/llvm: load 1 byte at a time if unaligned on gfx10Pierre-Eric Pelloux-Prayer2020-06-191-1/+1
* ac/nir: fix integer comparisons with pointersSamuel Pitoiset2020-06-101-0/+11
* radeonsi: add support for Sienna CichlidMarek Olšák2020-06-091-0/+2
* radeonsi: don't set any XNACK options on gfx10.3Marek Olšák2020-06-091-2/+2
* ac,radeonsi: replace == GFX10 with >= GFX10 where it's neededMarek Olšák2020-06-091-1/+1
* ac/nir: adjust an assertion for D16 on GFX6-GFX7Samuel Pitoiset2020-06-081-1/+2
* ac/nir: support v2f16 derivativesMarek Olšák2020-06-021-0/+2
* ac/nir: set the second v_cvt_pkrtz argument to undef if it's unusedMarek Olšák2020-06-021-1/+1
* ac/nir: select v_cvt_pkrtz for all conversions from f32 to f16 for radeonsiMarek Olšák2020-06-021-7/+36
* ac/nir: handle nir_op_[fiu]2[fiu]mp opcodesMarek Olšák2020-06-021-0/+3
* ac/nir: support 16-bit data in image opcodesMarek Olšák2020-06-023-6/+18
* ac/nir: support 16-bit data in buffer_load_format opcodesMarek Olšák2020-06-023-5/+16
* ac/nir: remove type and num_channels args from ac_build_buffer_store_commonMarek Olšák2020-06-023-18/+6
* ac/nir: support vector types in the type suffix of overloaded intrinsicsMarek Olšák2020-06-022-13/+17
* ac/nir: use more types from ac_llvm_contextMarek Olšák2020-06-023-16/+14
* meson: use gnu_symbol_visibility argumentDylan Baker2020-06-011-2/+1
* ac/nir: add support for bias/lod with texture gatherSamuel Pitoiset2020-05-251-3/+3
* ac/nir: implement nir_intrinsic_shader_clock with device scopeSamuel Pitoiset2020-05-243-4/+7
* ac/nir: fix shader clock with subgroup scopeSamuel Pitoiset2020-05-241-3/+1
* Revert "ac,radeonsi: fix compilations issues with LLVM 11"Michel Dänzer2020-05-193-17/+13
* ac/nir: honor ACCESS_STREAM_CACHE_POLICY for L1 and L0 caches tooMarek Olšák2020-05-151-1/+1
* ac/llvm: add support for texturing with clamped LODSamuel Pitoiset2020-05-143-1/+12
* ac/nir: export some undef as zeroPierre-Eric Pelloux-Prayer2020-05-052-6/+36
* radeonsi: add workaround for issue 2647Pierre-Eric Pelloux-Prayer2020-05-052-3/+26
* Revert "ac: reassociate FP expressions for inexact instructions for radeonsi"Marek Olšák2020-05-041-9/+0
* radeonsi: fix export countPierre-Eric Pelloux-Prayer2020-05-041-9/+7
* ac/llvm: fix nir_texop_texture_samples with NULL descriptorsSamuel Pitoiset2020-04-291-1/+22
* ac,radeonsi: fix compilations issues with LLVM 11Samuel Pitoiset2020-04-273-13/+17
* ac: reassociate FP expressions for inexact instructions for radeonsiMarek Olšák2020-04-271-0/+9
* ac: generate FMA for inexact instructions for radeonsiMarek Olšák2020-04-273-0/+40
* ac: update and document fast math flags used by radeonsiMarek Olšák2020-04-272-3/+13
* ac: force enable -structurizecfg-skip-uniform-regions for LLVM 11Marek Olšák2020-04-271-0/+4
* ac,radeonsi: simplify checking for Navi1x chipsMarek Olšák2020-04-241-4/+1
* radeonsi: skip vs output optimizations for some outputsPierre-Eric Pelloux-Prayer2020-04-202-0/+5
* radv: enable lowering of GS intrinsics for the LLVM backendSamuel Pitoiset2020-04-082-0/+14
* ac/nir: split 16-bit SSBO stores on GFX6Samuel Pitoiset2020-04-031-4/+5
* ac/nir: split 16-bit load/store to global memory on GFX6Samuel Pitoiset2020-04-031-4/+2
* ac/nir: split 8-bit SSBO stores on GFX6Samuel Pitoiset2020-04-031-0/+9
* ac/nir: split 8-bit load/store to global memory on GFX6Samuel Pitoiset2020-04-031-9/+22
* meson: inline `inc_common`Eric Engestrom2020-03-281-1/+1
* ac/nir: use llvm.amdgcn.rcp in ac_build_fdiv()Samuel Pitoiset2020-03-272-20/+12
* ac/nir: use llvm.amdgcn.rsq for nir_op_frsqSamuel Pitoiset2020-03-271-3/+2
* ac/nir: use llvm.amdgcn.rcp for nir_op_frcpSamuel Pitoiset2020-03-271-2/+2
* ac: fix ac_build_is_helper_invocation when postponed_kill is nullPierre-Eric Pelloux-Prayer2020-03-251-0/+3
* radv/llvm: fix subgroup shuffle for chips without bpermuteSamuel Pitoiset2020-03-231-2/+27
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-19 01:15:14 +0000