aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* i965/gen9: Disable Mip Tail for YF/YS tiled surfacesAnuj Phogat2015-06-162-2/+11
* i965/gen9: Set vertical and horizontal surface alignmentsAnuj Phogat2015-06-161-6/+26
* i965: Use BRW_SURFACE_* in place of GL_TEXTURE_*Anuj Phogat2015-06-161-3/+3
* i965: Rename use_linear_1d_layout() and make it globalAnuj Phogat2015-06-162-5/+9
* i965/gen9: Set tiled resource mode in surface stateAnuj Phogat2015-06-162-0/+27
* egl/dri2: implement platform_surfacelessHaixia Shi2015-06-168-1/+199
* i965/vec4: Fix the source register for indexed samplersNeil Roberts2015-06-161-0/+3
* st/mesa: improve assertions in vp/fp translationMarek Olšák2015-06-161-2/+4
* mesa: don't rebind constant buffers after every state change if GS is activeMarek Olšák2015-06-161-9/+3
* mesa: generalize sso stage interleaving checkChris Forbes2015-06-161-17/+38
* mesa: remove unused variables from gl_programMarek Olšák2015-06-161-2/+0
* glsl: add ir reader support for ir_barrierChris Forbes2015-06-161-0/+15
* glsl: print locations of variablesMarek Olšák2015-06-161-2/+6
* configure.ac: rename LLVM_VERSION_PATCH to avoid conflict with llvm-config.hMarek Olšák2015-06-161-1/+1
* Revert "glsl: remove restriction on unsized arrays in GLSL ES 3.10"Timothy Arceri2015-06-161-9/+1
* mesa: set override_version per api version overrideTapani Pälli2015-06-161-14/+24
* i965: Fix aligning to the block size in intel_miptree_copy_sliceNeil Roberts2015-06-161-2/+4
* nv50,nvc0: clamp uniform size to 64kIlia Mirkin2015-06-152-4/+4
* nvc0/ir: fix collection of first uses for texture barrier insertionIlia Mirkin2015-06-151-5/+11
* egl: Drop check for driver != NULL.Eric Anholt2015-06-151-1/+1
* gallium: Drop the gallium-specific Android sw winsys.Eric Anholt2015-06-153-346/+0
* vc4: Add support for building on Android.Eric Anholt2015-06-155-2/+82
* gallium: Enable build of NIR support on Android.Eric Anholt2015-06-151-0/+3
* egl/dri2: Fix Android Lollipop build on ARM.Eric Anholt2015-06-151-0/+1
* meta: Abort texture upload if pixels == null and no pixel unpack buffer setAnuj Phogat2015-06-151-1/+2
* meta: Abort meta path if ReadPixels need rgb to luminance conversionAnuj Phogat2015-06-151-0/+9
* mesa: Turn need_rgb_to_luminance_conversion() in to a global functionAnuj Phogat2015-06-152-5/+9
* mesa: Use helper function need_rgb_to_luminance_conversion()Anuj Phogat2015-06-151-7/+4
* mesa: Handle integer formats in need_rgb_to_luminance_conversion()Anuj Phogat2015-06-151-1/+4
* meta: Use is_power_of_two() helper functionAnuj Phogat2015-06-151-3/+3
* i965: Check for miptree pitch alignment before using intel_miptree_map_movntd...Anuj Phogat2015-06-151-1/+3
* i965: Remove break after returnAnuj Phogat2015-06-151-3/+0
* nv50/ir: OP_JOIN is a flow instructionJürgen Rühle2015-06-151-1/+1
* docs: add news item and link release notes for mesa 10.6.0Emil Velikov2015-06-152-0/+8
* docs: Add sha256sums for the 10.6.0 releaseEmil Velikov2015-06-151-2/+3
* docs: Update 10.6.0 release notesEmil Velikov2015-06-151-2/+241
* ilo: add ilo_state_raster_{line,poly}_stippleChia-I Wu2015-06-156-43/+138
* ilo: add ilo_state_sample_patternChia-I Wu2015-06-159-186/+225
* ilo: add 3DSTATE_AA_LINE_PARAMETERS to ilo_state_rasterChia-I Wu2015-06-154-10/+17
* gallium/util: add util_last_bit64Marek Olšák2015-06-141-0/+19
* glsl: fix "tesselation" typoMarek Olšák2015-06-141-1/+1
* r600g: handle TGSI input/output array declarations correctlyMarek Olšák2015-06-142-87/+89
* ilo: merge ilo_state_3d*.[ch] to ilo_state.[ch]Chia-I Wu2015-06-157-276/+179
* ilo: add ilo_state_ps to ilo_shader_csoChia-I Wu2015-06-1513-481/+160
* ilo: add ilo_state_{vs,hs,ds,gs} to ilo_shader_csoChia-I Wu2015-06-1515-499/+363
* ilo: embed ilo_state_sbe in ilo_shaderChia-I Wu2015-06-1511-254/+169
* ilo: embed ilo_state_vf in ilo_ve_stateChia-I Wu2015-06-1512-330/+146
* ilo: embed ilo_state_urb in ilo_state_vectorChia-I Wu2015-06-159-350/+185
* ilo: embed ilo_state_sol in ilo_shaderChia-I Wu2015-06-158-151/+154
* ilo: embed ilo_state_cc in ilo_blend_stateChia-I Wu2015-06-1513-979/+462