aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* anv: Make use of devinfo has_aux_map fieldJordan Justen2020-06-223-13/+16
* iris: Make use of devinfo has_aux_map fieldJordan Justen2020-06-221-1/+1
* gitlab-ci: drop gettext from the build imagesEric Engestrom2020-06-224-6/+3
* util: rename xmlpool.h to driconf.hEric Engestrom2020-06-2227-29/+29
* driconf: drop now unused translation facilityEric Engestrom2020-06-2239-842/+439
* driconf: drop 9% swedish translationEric Engestrom2020-06-224-287/+3
* driconf: drop 8% dutch translationEric Engestrom2020-06-224-280/+3
* driconf: drop 6% french translationEric Engestrom2020-06-224-275/+3
* driconf: drop 26% spanish translationEric Engestrom2020-06-224-280/+3
* driconf: drop 15% german translationEric Engestrom2020-06-224-282/+3
* driconf: drop 28% catalan translationEric Engestrom2020-06-223-293/+2
* zink: use correct define value for reserved slot count in ntvMike Blumenkrantz2020-06-221-1/+1
* intel/dev: Add device info for DG1Jordan Justen2020-06-222-0/+14
* anv/dg1: Don't use SET_TILING kernel uapi.Rafael Antognolli2020-06-222-4/+20
* iris/bufmgr: Do not use map_gtt or use set/get_tiling on DG1Rafael Antognolli2020-06-223-11/+37
* intel/devinfo: Add function to check for DRM_I915_GEM_GET_TILING.Rafael Antognolli2020-06-222-0/+29
* intel/l3: Return the URB size from devinfo for DG1Rafael Antognolli2020-06-221-0/+4
* intel/isl: Update mocs for DG1Rafael Antognolli2020-06-221-5/+14
* intel/l3: Add DG1 L3 configurationAnuj Phogat2020-06-221-1/+12
* anv: Set L3 full way allocation at context init if L3 cfg is NULLJordan Justen2020-06-222-1/+15
* iris/l3: Enable L3 full way allocation when L3 config is NULLJordan Justen2020-06-221-4/+11
* intel/l3: Allow platforms to have no l3 configurationsJordan Justen2020-06-221-4/+10
* intel/l3: Don't rely on cfg entry URB size being 0 as a sentinalJordan Justen2020-06-221-20/+32
* intel/devinfo: Add is_dg1 to device infoAnuj Phogat2020-06-221-0/+1
* turnip: Enable tessellationShader physical device featureBrian Ho2020-06-221-1/+1
* ir3: Unconditionally enable MERGEDREGS on a6xxBrian Ho2020-06-221-20/+1
* turnip: Force sysmem for tessellationBrian Ho2020-06-222-0/+9
* turnip: Support tess for drawsBrian Ho2020-06-224-7/+45
* turnip: Emit HS/DS user consts as draw statesBrian Ho2020-06-222-1/+11
* turnip: Update VFD_CONTROL with tess system valuesBrian Ho2020-06-223-12/+136
* turnip: Allocate tess BOs as a function of draw sizeBrian Ho2020-06-223-18/+235
* turnip: Parse tess state and support PATCH primtypeBrian Ho2020-06-222-1/+18
* turnip: Offset by component when lowering gl_TessLevel*Brian Ho2020-06-221-3/+6
* turnip: Lower shaders for tessellationBrian Ho2020-06-222-2/+37
* nir: Add an option for lowering TessLevelInner/Outer to vecsBrian Ho2020-06-222-0/+30
* nir: Support sysval tess levels in SPIR-V to NIRBrian Ho2020-06-222-2/+19
* v3d: Disable PIPE_CAP_PRIMITIVE_RESTARTNeil Roberts2020-06-222-2/+1
* mesa: Add PrimitiveRestartFixedIndex to gl_constantsNeil Roberts2020-06-224-2/+16
* gallium: Add pipe cap for primitive restart with fixed indexNeil Roberts2020-06-2220-0/+25
* nv50/ir/ra: fix memory corruption when spillingKarol Herbst2020-06-221-22/+71
* nv50/ir/ra: convert some for loops to Range-based for loopsKarol Herbst2020-06-221-11/+8
* panfrost: Copy resources when mapping to avoid waiting for readersIcecream952020-06-221-1/+23
* panfrost: Update sampler views when the texture bo changesIcecream952020-06-223-1/+4
* panfrost: RGBA4 and RGB5_A1 framebuffer supportIcecream952020-06-223-0/+6
* pan/mdg: Fix max_comp calculation for constant printingIcecream952020-06-221-1/+1
* pan/decode: Add missing wrap modesIcecream952020-06-221-0/+4
* pan/decode: Fix helper invocations when tracingIcecream952020-06-221-2/+2
* r600/sfn: Don't set num_components on TESS sysvalue intrinsicsGert Wollny2020-06-222-12/+8
* r600/sfn: Add support for shared atomicsGert Wollny2020-06-226-0/+164
* r600/sfn: Add lowering pass for shared IOGert Wollny2020-06-221-0/+90
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-04 16:31:25 +0000