aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* mesa: Add ARB_shader_texture_lod to the extension list; off by default.Kenneth Graunke2011-05-092-1/+2
| | | | Signed-off-by: Kenneth Graunke <[email protected]>
* nv50/nvc0: make transfers aware of PIPE_TRANSFER_MAP_DIRECTLYMarcin Slusarz2011-05-092-0/+6
| | | | | | | | | | If state tracker asked us to map resource directly and we can't do it (because of tiling), return NULL instead of doing full transfer - state tracker should handle it and fallback to some other method or repeat transfer without PIPE_TRANSFER_MAP_DIRECTLY. It greatly improves performance of xorg state tracker on nv50+, because its fallback (DFS/UTS) is much faster than full transfer.
* r300/compiler: align memory allocations to 8-bytesMatt Turner2011-05-091-1/+1
| | | | | | | | | Eliminates unaligned accesses on strict architectures. Spotted by Jay Estabrook. Signed-off-by: Matt Turner <[email protected]> NOTE: This is a candidate for the 7.10 branch.
* r300g: unreference a zbuffer surface after decompressionMarek Olšák2011-05-091-0/+2
|
* r300g: remove redundant state variable hyperz_lockedMarek Olšák2011-05-095-14/+12
|
* mesa: document instructions ir_to_mesa emitsMarek Olšák2011-05-091-14/+14
| | | | | | | | | | | | | | | | | | | GLSL stopped using: BRA, EXP, LOG, LRP, NRM3, NRM4, XPD. GLSL started using: KIL, SCS, SSG, SWZ. (omg why SWZ? isn't proc_src_register flexible enough?) GLSL doesn't use these opcodes some Radeons do support: ARR, DP2A, DST, LRP, XPD. These opcodes are now unused: AND, NOT, NRM3, NRM4, OR, XOR. (plus maybe the NV extensions which are unused by Gallium) In addition to that, we don't use two-dimensional indirect addressing, which the Mesa IR can do.
* r300c: Fix up for register allocator rewrite.Michel Dänzer2011-05-092-0/+2
| | | | | Was broken by commit fe622bac0c1b5b9f2a9fcf9f35b51232a06bea42 ('r300/compiler: Rewrite register allocator').
* r600g: anisotropic filtering support for evergreen hwJerome Glisse2011-05-095-23/+31
| | | | Signed-off-by: Jerome Glisse <[email protected]>
* r600g: add support for anisotropic filteringCarl-Philip Haensch2011-05-092-3/+26
|
* gallium: Factor out unknown endianness detection.Michel Dänzer2011-05-091-2/+4
|
* Don't allow compilation if endianness isn't knownMatt Turner2011-05-091-1/+1
| | | | | | | | PIPE_ARCH_UNKNOWN_ENDIAN is used no where else. All #else branches of ifdef PIPE_ARCH_LITTLE assume big-endian. Not #error'ing out here only serves to allow bad things to happen. Signed-off-by: Matt Turner <[email protected]>
* p_config.h: Rely on glibc endianness definitions when availableMatt Turner2011-05-091-0/+12
| | | | | | Suggested by Julien Cristau. Signed-off-by: Matt Turner <[email protected]>
* st/xorg: add some debugging messages to xorg_exa.cMarcin Slusarz2011-05-091-1/+15
|
* st/xorg: remove DEBUG_PRINT macro and add exa_debug_printfMarcin Slusarz2011-05-091-30/+29
| | | | Localizes preprocessor usage to one place.
* st/xorg: fix compilation of xorg_exa.c with DEBUG_PRINT set to 1Marcin Slusarz2011-05-091-7/+5
|
* cell: fix unbalanced parenthesisNicolas Kaiser2011-05-081-1/+1
| | | | | Signed-off-by: Nicolas Kaiser <[email protected]> Signed-off-by: Brian Paul <[email protected]>
* mesa: add precision to M_PI constantMatt Turner2011-05-061-1/+1
| | | | | | | | Value found in my math.h header. Reviewed-by: Alex Deucher <[email protected]> Signed-off-by: Matt Turner <[email protected]> Signed-off-by: Brian Paul <[email protected]>
* mesa: replace ONE_DIV_LN2 constant with M_LOG2EMatt Turner2011-05-062-5/+1
| | | | | | | | | | | | | 1/ln(2) is equivalent to log2(e), so define it as such. log2(e) = ln(e)/ln(2) = 1/ln(2) Worst of all, the definitions for M_LOG2E and ONE_DIV_LN2 (right beside each other!) weren't the same. Reviewed-by: Alex Deucher <[email protected]> Signed-off-by: Matt Turner <[email protected]> Signed-off-by: Brian Paul <[email protected]>
* r300/compiler: implement TXD and TXL opcodesMarek Olšák2011-05-075-0/+52
|
* r300g: handle seamless_cube_map capsMarek Olšák2011-05-071-0/+2
|
* egl/wayland: Follow wl_resource_destroy changesBenjamin Franzke2011-05-061-1/+1
|
* nv50,nvc0: activate seamless cube map filteringChristoph Bumiller2011-05-063-1/+44
|
* docs: update relnotes-7.11Marek Olšák2011-05-061-0/+5
|
* docs: update GL3 statusMarek Olšák2011-05-061-1/+1
|
* r600g: implement seamless_cube_map for evergreenMarek Olšák2011-05-063-0/+15
| | | | The r600/r700 support will follow soon.
* gallium: implement seamless cubemap extensionsMarek Olšák2011-05-065-0/+18
| | | | Reviewed-by: Brian Paul <[email protected]>
* mesa: handle TEXTURE_CUBE_MAP_SEAMLESS in SamplerParameterMarek Olšák2011-05-061-0/+37
| | | | Reviewed-by: Brian Paul <[email protected]>
* mesa: implement AMD_seamless_cubemap_per_textureMarek Olšák2011-05-065-0/+58
|
* r600g: avoid recursion in rv670 flush workaroundAlex Deucher2011-05-061-2/+7
| | | | | | | Should fix: https://bugs.freedesktop.org/show_bug.cgi?id=36914 Signed-off-by: Alex Deucher <[email protected]>
* gallium/xorg st/nv50: add PIPE_BIND_CURSORMarcin Slusarz2011-05-063-2/+12
| | | | | We need to distinguish surfaces for mouse cursors from scanouts, because nv50 hardware display engine ignores tiling flags.
* Add pci id for FirePro 2270Kostas Georgiou2011-05-064-0/+4
| | | | Signed-off-by: Kostas Georgiou <[email protected]>
* egl_dri2: add new radeon pci idsAlex Deucher2011-05-061-0/+6
| | | | | | | There seriously needs to be a better way to do this. Signed-off-by: Alex Deucher <[email protected]>
* egl: Add a cursor use bit to MESA_drm_imageKristian Høgsberg2011-05-065-9/+26
|
* egl/wayland-drm: Generalize interfaceBenjamin Franzke2011-05-063-63/+113
| | | | Do not depend on _EGLDisplay and _EGLImage.
* glx: Check flush DRI extension version at runtimenobled2011-05-061-2/+3
| | | | | | The DRI driver itself might not have version 3 of the DRI2 flush extension, in which case this would've pointed to out of bounds memory...
* r600g: add back SOURCE_FORMAT setting that get accidently droppedAlex Deucher2011-05-051-0/+1
| | | | | | Spotted by Henri Verbeet Signed-off-by: Alex Deucher <[email protected]>
* r600g: fix up the rules for enabling SOURCE_FORMAT(EXPORT_NORM)Alex Deucher2011-05-052-10/+41
| | | | | | | | | | | | | | | | | | Setting SOURCE_FORMAT to EXPORT_NORM is an optimization. Leaving SOURCE_FORMAT at 0 will work in all cases, but is less efficient. The conditions for the setting the EXPORT_NORM optimization are as follows: R600/RV6xx: BLEND_CLAMP is enabled BLEND_FLOAT32 is disabled 11-bit or smaller UNORM/SNORM/SRGB R7xx/evergreen: 11-bit or smaller UNORM/SNORM/SRGB 16-bit or smaller FLOAT Signed-off-by: Alex Deucher <[email protected]>
* r600g: further r6xx cache flush fixesAlex Deucher2011-05-051-12/+10
| | | | | | | Don't emit sync packets for additional CBs or DB. Spotted by Fredrik Höglund. Signed-off-by: Alex Deucher <[email protected]>
* r600g: add rv670 flushing workaround.Dave Airlie2011-05-061-0/+4
| | | | | | | Hopefully we can find out the proper fix for this, but for now this makes the fbo mipmap tests pass on my rv670 (x2 card). Signed-off-by: Dave Airlie <[email protected]>
* r600g: fix cache flushes on r6xxAlex Deucher2011-05-062-9/+28
| | | | | | | | | | | | | | | r6xx asics have some problems with the surface sync logic for the CB and DB. It's recommended to use the event write interface for flushing the DB/CB caches rather than the sync packets. A single event write flush flushes all dst caches, so we only need one for all CBs and DB. Should fix: https://bugs.freedesktop.org/show_bug.cgi?id=35312 Signed-off-by: Alex Deucher <[email protected]> Signed-off-by: Dave Airlie <[email protected]>
* mesa: don't call git if it's not git repositoryMarcin Slusarz2011-05-051-0/+4
| | | | | Reviewed-by: Dan Nicholson <[email protected]> Reviewed-by: Ian Romanick <[email protected]>
* mesa: don't touch git_sha1.h if sha1 didn't changeMarcin Slusarz2011-05-052-2/+9
| | | | | Reviewed-by: Dan Nicholson <[email protected]> Reviewed-by: Ian Romanick <[email protected]>
* r600g: Match alpha ref precision to color format precision.Henri Verbeet2011-05-054-21/+64
| | | | | | This fixes piglit fbo-alphatest-formats on Evergreen. Signed-off-by: Henri Verbeet <[email protected]>
* Revert "DRI2/GLX: make swap event handling match spec"Dave Airlie2011-05-053-4/+4
| | | | | | | This reverts commit 70227e21bbd4411956ceeb5039640140e64a11a8. revert this until we sort things out, with a new glproto release with compatible struct names.
* r600g: do RV6xx base updates inline with state updates.Dave Airlie2011-05-052-54/+22
| | | | | | | | | This seems more in line with what the documentation suggests we should be doing. It doesn't fix the rv635 regression, though I thought it might, so it means I've no idea whats actually going wrong there. Signed-off-by: Dave Airlie <[email protected]> Reviewed-by: Alex Deucher <[email protected]>
* DRI2/GLX: make swap event handling match specJesse Barnes2011-05-043-4/+4
| | | | | | | We only handle a 32 bit swap count, so use the new structure definitions. Reviewed-by: Adam Jackson <[email protected]> Signed-off-by: Jesse Barnes <[email protected]>
* GLX: don't crash when indirect clients try to set an event maskJesse Barnes2011-05-041-0/+3
| | | | | | | | | | After sending the GLXChangeDrawableAttributes request, we also set a local set of attributes on the DRI drawable. But in the indirect case this array won't be present, so skip the setting in that case to avoid a crash. Reviewed-by: Adam Jackson <[email protected]> Signed-off-by: Jesse Barnes <[email protected]>
* scons: Add a few more human friendly messages.José Fonseca2011-05-042-1/+2
|
* mesa/gdi: Silence gcc warning about unused result.José Fonseca2011-05-041-1/+1
|
* st/wgl: Allow to create pbuffers bigger than the desktop.José Fonseca2011-05-041-1/+25
| | | | | | | | | | We use a hidden window for pbuffer contexts, but Windows limits window sizes to the desktop size by default. This means that creating a big pbuffer on a small resolution single monitor would truncate the pbuffer size to the desktop. This change overrides the windows maximum size, allow to create windows arbitrarily large.