summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* loader: default to iris for all future PCI IDsEric Engestrom2019-10-286-38/+5
* anv: add a couple printflike() annotationsEric Engestrom2019-10-281-2/+4
* st/mesa: lower global vars to local after lowering clipErik Faye-Lund2019-10-281-0/+1
* iris: Create resource with aux_usage MCS_CCSSagar Ghuge2019-10-281-1/+2
* intel/isl: Support lossless compression with multisamplesSagar Ghuge2019-10-281-5/+1
* iris: Get correct resource aux usage for copySagar Ghuge2019-10-281-0/+1
* intel/blorp: Use isl_aux_usage_has_mcs instead of comparingSagar Ghuge2019-10-281-5/+7
* iris: Define MCS_CCS state transitions and usagesSagar Ghuge2019-10-282-5/+10
* iris: Initialize CCS to fast clear while using with MCSSagar Ghuge2019-10-281-3/+14
* intel/isl: Don't reconfigure aux surfaces for MCSSagar Ghuge2019-10-281-0/+3
* zink: emulate optional depth-formatsErik Faye-Lund2019-10-286-8/+42
* zink: error if VK_KHR_maintenance1 isn't supportedErik Faye-Lund2019-10-282-2/+7
* iris: Disallow incomplete resource creationNanley Chery2019-10-281-2/+6
* iris: Don't leak the resource for unsupported modifierNanley Chery2019-10-281-1/+1
* iris: Enable HIZ_CCS samplingNanley Chery2019-10-283-8/+24
* intel/blorp: Satisfy clear color rules for HIZ_CCSNanley Chery2019-10-281-1/+35
* intel: Fix and use HIZ_CCS write through modeNanley Chery2019-10-282-0/+7
* iris: Start using blorp_can_hiz_clear_depth()Nanley Chery2019-10-281-1/+7
* intel/blorp: Satisfy HIZ_CCS fast-clear alignmentsNanley Chery2019-10-281-0/+47
* intel: Refactor blorp_can_hiz_clear_depth()Nanley Chery2019-10-283-16/+19
* isl: Add isl_surf_supports_hiz_ccs_wt()Nanley Chery2019-10-282-0/+18
* iris: Enable HIZ_CCS in depth buffer instructionsNanley Chery2019-10-282-3/+7
* iris: Define initial HIZ_CCS state and transitionsNanley Chery2019-10-283-13/+20
* iris: Create an unusable secondary aux surfaceNanley Chery2019-10-282-6/+49
* iris: Don't guess the aux_usageNanley Chery2019-10-281-96/+72
* intel/blorp: Treat HIZ_CCS like HiZNanley Chery2019-10-281-2/+2
* intel/blorp: Assert against HiZ in surface statesNanley Chery2019-10-281-2/+1
* intel: Support HIZ_CCS in isl_surf_get_ccs_surfNanley Chery2019-10-286-16/+47
* isl: Reduce assertions during aux surf creationNanley Chery2019-10-281-5/+15
* intel: Enable CCS_E for R24_UNORM_X8_TYPELESS on TGL+Nanley Chery2019-10-282-1/+2
* intel: Use 3DSTATE_DEPTH_BUFFER::ControlSurfaceEnableNanley Chery2019-10-282-1/+2
* intel/isl: Support HIZ_CCS in emit_depth_stencil_hizJason Ekstrand2019-10-281-2/+10
* intel: Use RENDER_SURFACE_STATE::DepthStencilResourceNanley Chery2019-10-282-0/+6
* intel: Update alignment restrictions for HiZ surfaces.Jordan Justen2019-10-281-1/+7
* iris: Clear ::has_hiz when disabling auxNanley Chery2019-10-281-0/+1
* intel/blorp: Disable depth testing for slow depth clearsNanley Chery2019-10-281-5/+1
* intel: Enable CCS_E for some formats on Gen12Nanley Chery2019-10-282-29/+64
* isl: Redefine the CCS layout for Gen12Nanley Chery2019-10-285-15/+136
* isl: Add and use isl_tiling_flag_to_enum()Nanley Chery2019-10-282-2/+9
* iris: Allow for non-Y-tiled aux allocationNanley Chery2019-10-281-1/+2
* isl/drm: Map HiZ and CCS tilings to YNanley Chery2019-10-281-2/+2
* intel/isl: Update surf_fill_state for gen12Jason Ekstrand2019-10-281-4/+22
* intel/isl/fill_state: Separate aux_mode handling from aux_surfJason Ekstrand2019-10-281-20/+41
* intel/isl: Add new aux modes available on gen12Jason Ekstrand2019-10-281-1/+33
* i965/miptree: Avoid -Wswitch for the Gen12 aux modesNanley Chery2019-10-281-0/+3
* anv/private: Modify aux slice helpers for Gen12 CCSNanley Chery2019-10-281-3/+17
* intel/blorp: Don't assert aux slices match main slicesNanley Chery2019-10-282-8/+0
* intel/blorp: Use surf instead of aux_surf for image dimensionsJason Ekstrand2019-10-281-2/+2
* intel/blorp: Halve the Gen12 fast-clear/resolve rectangleNanley Chery2019-10-281-4/+9
* intel/blorp/gen12: Set FWCC when storing the clear color.Rafael Antognolli2019-10-282-0/+5
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-15 08:27:32 +0000