summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* docs: update 18.3 and add 19.x cycles for the release calendarAndres Gomez2019-01-071-4/+117
* anv/android: Do not reject storage images.Bas Nieuwenhuizen2019-01-071-8/+2
* radv: Implement buffer stores with less than 4 components.Bas Nieuwenhuizen2019-01-071-5/+14
* appveyor: Add a Cygwin build scriptJon Turney2019-01-072-5/+54
* appveyor: put build steps in a script, rather than inline in appveyor.ymlJon Turney2019-01-072-29/+41
* etnaviv: annotate variables only used in debug buildLucas Stach2019-01-071-7/+4
* etnaviv: enable full overwrite in a few more casesLucas Stach2019-01-071-4/+7
* nir: avoid uninitialized variable warningTimothy Arceri2019-01-071-1/+1
* st/glsl: refactor st_link_nir()Timothy Arceri2019-01-071-36/+16
* v3d: Use the core tex lowering.Eric Anholt2019-01-043-123/+10
* nir: Add nir_lower_tex options to lower sampler return formats.Eric Anholt2019-01-042-0/+83
* nir: Allow nir_format_unpack_int/sint to unpack larger values.Eric Anholt2019-01-041-3/+8
* intel/blorp: Be more conservative about copying clear colorsJason Ekstrand2019-01-041-3/+6
* v3d: Stop scalarizing our uniform loads.Eric Anholt2019-01-042-102/+57
* v3d: Do UBO loads a vector at a time.Eric Anholt2019-01-042-35/+99
* v3d: Remove dead switch cases and comments from v3d_nir_lower_io.Eric Anholt2019-01-041-8/+3
* v3d: Fix up VS output setup during precompiles.Eric Anholt2019-01-041-6/+10
* v3d: Reinstate the new shader-db output after v3d_compile() refactor.Eric Anholt2019-01-041-1/+18
* nir: remove dead code from copy_prop_varsCaio Marcelo de Oliveira Filho2019-01-041-1/+1
* i965: add CS stall on VF invalidation workaroundLionel Landwerlin2019-01-042-2/+2
* i965: include draw_params/derived_draw_params for VF cache workaroundLionel Landwerlin2019-01-041-5/+18
* intel/blorp: emit VF caching workaround before 3DSTATE_VERTEX_BUFFERSLionel Landwerlin2019-01-041-2/+2
* i965: limit VF caching workaround to gen8/9/10Lionel Landwerlin2019-01-042-2/+4
* glsl/linker: complete documentation for assign_attribute_or_color_locationsAndres Gomez2019-01-041-9/+13
* virgl: remove empty fileGurchetan Singh2019-01-031-0/+0
* virgl: don't flush an empty rangeGurchetan Singh2019-01-031-0/+4
* docs: advertise distro-provided meson cross-filesEric Engestrom2019-01-031-0/+9
* docs: fix the meson aarch64 cross-fileEric Engestrom2019-01-031-2/+2
* virgl/vtest: Use default socket name from protocol headerJakob Bornecrantz2019-01-031-3/+1
* freedreno: fix staging resource size for arraysRob Clark2019-01-031-2/+10
* freedreno: remove blit_via_copy_region()Rob Clark2019-01-031-4/+0
* freedreno/a6xx: rework blitter APIRob Clark2019-01-031-54/+8
* freedreno: try blitter for fd_resource_copy_region()Rob Clark2019-01-031-0/+27
* freedreno: rework blit APIRob Clark2019-01-038-27/+29
* freedreno: skip depth resolve if not writtenRob Clark2019-01-033-4/+14
* nir: merge some basic consecutive ifsTimothy Arceri2019-01-031-0/+93
* nir: add rewrite_phi_predecessor_blocks() helperTimothy Arceri2019-01-031-20/+31
* nir: simplify does_varying_match()Timothy Arceri2019-01-031-5/+2
* nir: make use of does_varying_match() helperTimothy Arceri2019-01-031-2/+1
* nir: make nir_opt_remove_phis_impl() staticTimothy Arceri2019-01-032-2/+1
* v3d: Refactor compiler entrypoints.Eric Anholt2019-01-023-189/+170
* v3d: Handle dynamically uniform IF statements with uniform control flow.Eric Anholt2019-01-021-1/+65
* v3d: Fold comparisons for IF conditions into the flags for the IF.Eric Anholt2019-01-025-12/+57
* v3d: Don't try to fold non-SSA-src comparisons into bcsels.Eric Anholt2019-01-021-1/+17
* v3d: Move the "Find the ALU instruction generating our bool" out of bcsel.Eric Anholt2019-01-021-6/+9
* v3d: Simplify the emission of comparisons for the bcsel optimization.Eric Anholt2019-01-021-37/+24
* v3d: Don't forget to include RT writes in precompiles.Eric Anholt2019-01-021-0/+10
* v3d: Fix segfault when failing to compile a program.Eric Anholt2019-01-021-2/+4
* radeonsi: always unmap texture CPU mappings on 32-bit CPU architecturesMarek Olšák2019-01-021-0/+16
* radeonsi: remove unused variables in si_insert_input_ptrMarek Olšák2019-01-021-3/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-22 07:48:12 +0000