| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
|
| |
The only non-trivial change is to sparse resources that we don't handle
anyway.
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
|
|
|
| |
It's currently unused on IVB so we get compiler warnings.
|
| |
|
| |
|
|
|
|
| |
While we're at it, we do a bunch of the VkResult -> void updates
|
| |
|
| |
|
| |
|
|
|
|
| |
This is in preparation for the API update
|
|
|
|
|
|
|
|
|
| |
This packet is a different size on gen8 and we hit an assertion when we
try to merge a gen9 size dword array from the pipeline with the gen8
sized array we create from dynamic state.
Use a static assert in the merge macro and fix this issue by using different
wm_depth_stencil arrays on gen8 and gen9.
|
|
|
|
| |
Signed-off-by: Kristian Høgsberg Kristensen <[email protected]>
|
|
|
|
| |
Signed-off-by: Kristian Høgsberg Kristensen <[email protected]>
|
| |
|
| |
|
|\
| |
| |
| | |
This pulls in nir cloning and some much-needed upstream refactors.
|
| |
| |
| |
| |
| |
| |
| |
| |
| |
| | |
Now that nir_lower_tex can do texture swizzle lowering, we can use that
instead of repeating more-or-less the same code in both backends. This
both allows us to share code and means that things like the tg4
work-arounds are somewhat simpler because they don't have to take the
swizzle into account.
Reviewed-by: Connor Abbott <[email protected]>
|
| |
| |
| |
| | |
Reviewed-by: Connor Abbott <[email protected]>
|
| |
| |
| |
| | |
Reviewed-by: Connor Abbott <[email protected]>
|
| |
| |
| |
| | |
Reviewed-by: Connor Abbott <[email protected]>
|
| |
| |
| |
| |
| |
| |
| | |
nir_ssa_def_rewrite_uses is one of the older helpers in NIR and predated
both of those. Now it can be substantially simplified.
Reviewed-by: Connor Abbott <[email protected]>
|
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| | |
Previously, if someone accidentally made an instruction that refers to its
own SSA destination, the validator wouldn't catch it. The reason for this
is that it validated the destination too early and, by the time it got to
the source, the destination SSA value was already added to the set of seen
SSA values so it would assume that it came from some previous instruction.
By moving destination validation to be after source validation, the SSA
value is not in the list of seen values and the validator will catch
self-referential instructions.
Reviewed-by: Connor Abbott <[email protected]>
|
| |
| |
| |
| |
| |
| |
| |
| |
| |
| | |
Previously, we had a rescale_texcoords helper in the FS backend for
handling rescaling of texture coordinates. Now that we can do variants in
NIR, we can use nir_lower_tex to do the rescaling for us. This allows us
to delete the i965-specific code and gives us proper TEXTURE_RECTANGLE and
GL_CLAMP handling in vertex and geometry shaders.
Reviewed-by: Kenneth Graunke <[email protected]>
|
| |
| |
| |
| | |
Reviewed-by: Kenneth Graunke <[email protected]>
|
| |
| |
| |
| | |
Reviewed-by: Iago Toral Quiroga <[email protected]>
|
| |
| |
| |
| |
| | |
Reviewed-by: Kenneth Graunke <[email protected]>
Reviewed-by: Iago Toral Quiroga <[email protected]>
|
| |
| |
| |
| |
| |
| |
| |
| |
| | |
This allows us to insert NIR passes between initial NIR compilation and
optimization (link time) and actual backend code-gen. In particular, it
will allow us to do shader variants in NIR and share some of that shader
variant code between backends.
Reviewed-by: Iago Toral Quiroga <[email protected]>
|
| |
| |
| |
| |
| |
| |
| |
| |
| | |
At the moment, brw_create_nir just calls the three stages in sequence so
there's not much difference. Soon, however, we will want to start doing
variants in NIR at which point the postprocessing step will have to move
from shader create time to codegen time.
Reviewed-by: Iago Toral Quiroga <[email protected]>
|
| |
| |
| |
| |
| |
| |
| |
| | |
This fixes a regression introduced in b1a83b5d1 that caused basically all
shaders to fail to compile on 32-bit platforms.
Reported-by: Mark Janes <[email protected]>
Reviewed-by: Matt Turner <[email protected]>
|
| |
| |
| |
| |
| | |
Signed-off-by: Ilia Mirkin <[email protected]>
Cc: "11.1" <[email protected]>
|
| |
| |
| |
| | |
Signed-off-by: Ilia Mirkin <[email protected]>
|
| |
| |
| |
| |
| |
| | |
Fixes build. Otherwise untested.
Trivial.
|
| |
| |
| |
| |
| |
| |
| | |
Tested on a4xx. This is part of the builtins added by ARB_gpu_shader5
and GLSL ES 3.10.
Signed-off-by: Ilia Mirkin <[email protected]>
|
| |
| |
| |
| | |
Signed-off-by: Ilia Mirkin <[email protected]>
|
| |
| |
| |
| | |
Signed-off-by: Ilia Mirkin <[email protected]>
|
| |
| |
| |
| | |
Signed-off-by: Ilia Mirkin <[email protected]>
|
| |
| |
| |
| |
| |
| |
| | |
The program emit depends on certain fb details. Make sure those get
updated when the fb changes.
Signed-off-by: Ilia Mirkin <[email protected]>
|
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| | |
It appears that the hardware wants the integer to be scaled the same way
that the hardware representation is. snorm16 uses one of the float
factors, so this is only relevant for snorm8.
This fixes a number of subcases of
bin/fbo-blending-formats GL_EXT_texture_snorm
Signed-off-by: Ilia Mirkin <[email protected]>
Cc: [email protected]
|
| |
| |
| |
| | |
Signed-off-by: Ilia Mirkin <[email protected]>
|
| |
| |
| |
| | |
Signed-off-by: Ilia Mirkin <[email protected]>
|
| |
| |
| |
| | |
Signed-off-by: Ilia Mirkin <[email protected]>
|
| |
| |
| |
| | |
Signed-off-by: Ilia Mirkin <[email protected]>
|
| |
| |
| |
| | |
Signed-off-by: Ilia Mirkin <[email protected]>
|
| |
| |
| |
| |
| |
| |
| |
| |
| |
| | |
This doesn't account for the ldr/hdr distinction... that will probably
have to be exposed via a separate cap. When relevant hardware appears,
this can be worked out.
Signed-off-by: Ilia Mirkin <[email protected]>
Reviewed-by: Marek Olšák <[email protected]>
Reviewed-by: Roland Scheidegger <[email protected]>
|
| |
| |
| |
| |
| |
| | |
Signed-off-by: Ilia Mirkin <[email protected]>
Reviewed-by: Marek Olšák <[email protected]>
Reviewed-by: Roland Scheidegger <[email protected]>
|