summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* freedreno/a6xx: Support MSAA resolve blits on blitterKristian H. Kristensen2019-02-201-3/+23
* freedreno/a6xx: Copy stencil as R8_UINTKristian H. Kristensen2019-02-201-4/+14
* freedreno: Update headersKristian H. Kristensen2019-02-207-7/+13
* anv: use anv_shader_bin_write_to_blob()'s return valueEric Engestrom2019-02-201-3/+1
* anv: drop unused importsEric Engestrom2019-02-201-2/+0
* anv: make sure the extensions stay sortedEric Engestrom2019-02-201-0/+20
* anv: sort vendors extensions after KHR and EXTEric Engestrom2019-02-201-2/+2
* anv: sort extensions alphabeticallyEric Engestrom2019-02-201-1/+1
* anv: anv: refactor error handling in anv_shader_bin_write_to_blob()Tapani Pälli2019-02-201-28/+26
* wayland/egl: Ensure EGL surface is resized on DRI update_buffers()Carlos Garnacho2019-02-201-4/+7
* anv: implement VK_EXT_depth_clip_enableLionel Landwerlin2019-02-205-4/+23
* vulkan: Update the XML and headers to 1.1.101Lionel Landwerlin2019-02-202-34/+304
* isl: remove the cache line size alignment requirementSamuel Iglesias Gonsálvez2019-02-201-14/+0
* radv: Clean up a bunch of compiler warnings.Bas Nieuwenhuizen2019-02-203-7/+0
* radv: Sync ETC2 whitelisted devices.Bas Nieuwenhuizen2019-02-203-5/+11
* st/nir: use NIR for asm programsTimothy Arceri2019-02-192-1/+61
* st/mesa: Copy VP TGSI tokens if they exist, even for NIR shaders.Kenneth Graunke2019-02-191-2/+8
* radeonsi: Go back to using llvm.pow intrinsic for nir_op_fpowKenneth Graunke2019-02-192-1/+4
* radeonsi/nir: set shader_buffers_declared properlyTimothy Arceri2019-02-201-10/+22
* radeonsi/nir: set colors_read properlyTimothy Arceri2019-02-201-7/+10
* radeonsi/nir: set input_usage_mask properlyTimothy Arceri2019-02-201-11/+36
* radeonsi/nir: Use uniform location when calculating const_file_max.Timur Kristóf2019-02-201-6/+6
* drirc: Add sddm-greeter to adaptive_sync blacklist.Mario Kleiner2019-02-191-0/+3
* driconf: add Civ6Sub executable for Civilization 6Marek Olšák2019-02-191-0/+6
* radeonsi: always enable NIR for Civilization 6 to fix corruptionMarek Olšák2019-02-191-0/+3
* radeonsi: add driconf option radeonsi_enable_nirMarek Olšák2019-02-193-1/+8
* mesa: Align doubles to a 64-bit starting boundary, even if packing.Kenneth Graunke2019-02-191-2/+6
* compiler: Make is_64bit(GL_*) helper more broadly availableKenneth Graunke2019-02-192-26/+33
* gitlab-ci: automatically run the CI on pushes to `ci/*` branchesEric Engestrom2019-02-191-0/+1
* gitlab-ci: limit the automatic CI to master and MRsEric Engestrom2019-02-191-0/+3
* tegra/autotools: add missing libdrm cflagsEric Engestrom2019-02-191-0/+1
* tegra/meson: add missing dep_libdrmEric Engestrom2019-02-191-0/+1
* ac/nir: implement half-float nir_op_ldexpRhys Perry2019-02-191-1/+3
* ac/nir: implement half-float nir_op_frsqRhys Perry2019-02-191-2/+1
* ac/nir: implement half-float nir_op_frcpRhys Perry2019-02-191-2/+1
* ac/nir: make ac_build_fdiv support 16-bit floatsRhys Perry2019-02-191-1/+1
* ac/nir: make ac_build_isign work on all bit sizesRhys Perry2019-02-191-23/+4
* ac/nir: make ac_build_clamp work on all bit sizesRhys Perry2019-02-191-4/+9
* ac/nir: fix 64-bit nir_op_f2f16_rtzRhys Perry2019-02-191-0/+2
* ac/nir: implement 8-bit nir_load_const_instrRhys Perry2019-02-191-0/+4
* radv: ensure export arguments are always floatRhys Perry2019-02-191-5/+1
* radv: bitcast 16-bit outputs to integersRhys Perry2019-02-191-2/+2
* gitlab-ci: use ccache to speed up buildsEric Engestrom2019-02-192-5/+20
* v3d: Move i2b and f2b support into emit_comparison.Eric Anholt2019-02-181-13/+12
* v3d: Emit a simpler negate for the iabs implementation.Eric Anholt2019-02-181-2/+1
* v3d: Delay emitting ldvpm on V3D 4.x until it's actually used.Eric Anholt2019-02-181-6/+43
* v3d: Stop tracking num_inputs for VPM loads.Eric Anholt2019-02-186-9/+4
* v3d: Add a function to describe what the c->execute.file check means.Eric Anholt2019-02-182-8/+14
* v3d: Fix the check for "is the last thrsw inside control flow"Eric Anholt2019-02-182-8/+17
* v3d: Fix f2b32 behavior.Eric Anholt2019-02-181-1/+6