summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
* radeonsi: don't print bodies of header-only packetsMarek Olšák2016-11-291-0/+4
* radeonsi: print unknown registers with correct formattingMarek Olšák2016-11-291-1/+2
* ddebug: fix hang detection with deferred flushesMarek Olšák2016-11-291-1/+1
* radv: set spi_baryc_cntl.pos_float_location to 0Dave Airlie2016-11-291-1/+1
* radv: force persample shading when required.Dave Airlie2016-11-294-6/+23
* nir: print var binding in dumps.Dave Airlie2016-11-291-1/+1
* docs: fix small typoEric Engestrom2016-11-291-1/+1
* i965/sched: Schedule trivial blocks.Matt Turner2016-11-291-3/+0
* i965/sched: Make 'time' a local variable.Matt Turner2016-11-291-3/+1
* i965/cfg: Initialize bblock_t::cycle_count.Matt Turner2016-11-291-1/+1
* i965/cfg: Initialize cfg_t::cycle_count.Matt Turner2016-11-292-1/+2
* ac/nir: Fix accessing an unitialized value.Bas Nieuwenhuizen2016-11-291-1/+2
* radv: Initialize the shader_stats_dump flag.Bas Nieuwenhuizen2016-11-291-0/+1
* vc4: Add a note for the future about texture latency calculation.Eric Anholt2016-11-291-0/+20
* vc4: Add support for coalescing ALU ops into tex_[srtb] MOVs.Eric Anholt2016-11-294-29/+37
* vc4: Restructure VPM write optimization into two passes.Eric Anholt2016-11-291-18/+10
* vc4: Make qir_for_each_inst_inorder() safe against removal.Eric Anholt2016-11-291-1/+1
* vc4: Split optimizing VPM writes from VPM reads.Eric Anholt2016-11-295-51/+110
* vc4: Restructure texture insts as ALU ops with tex_[strb] as the dst.Eric Anholt2016-11-299-89/+194
* vc4: Refactor qir_get_op_nsrc(enum qop) to qir_get_nsrc(struct qinst *).Eric Anholt2016-11-2917-36/+34
* vc4: Replace the qinst src[] with a fixed-size array.Eric Anholt2016-11-293-4/+2
* vc4: Remove qir_inst4().Eric Anholt2016-11-292-25/+0
* anv: bump the texture gather offset limitsIlia Mirkin2016-11-291-2/+2
* i965/gen7: expose larger gather offsetsIlia Mirkin2016-11-291-2/+7
* i965: support constant gather offsets larger than 4 bitsIlia Mirkin2016-11-294-12/+24
* i965/fs: Refactor handling of constant tg4 offsetsJason Ekstrand2016-11-293-34/+29
* radv: Use different intrinsic for ubo loads.Bas Nieuwenhuizen2016-11-291-1/+29
* mesa: fix active subroutine uniforms properlyTimothy Arceri2016-11-293-104/+10
* anv/cmd_buffer: Remove the 1-D case from the HiZ QPitch calculationJason Ekstrand2016-11-281-3/+6
* anv/cmd_buffer: Set the correct surface type for depth/stencilJason Ekstrand2016-11-281-2/+53
* anv: enable drawIndirectFirstInstanceIlia Mirkin2016-11-281-1/+1
* anv: expose depthBiasClamp, it is already setIlia Mirkin2016-11-281-1/+1
* anv: bump maxFramebufferLayers to 2048Ilia Mirkin2016-11-281-1/+1
* anv: enable storage image extended formatsIlia Mirkin2016-11-281-1/+1
* anv: expose imageCubeArray functionalityIlia Mirkin2016-11-281-1/+1
* radv: set maxFragmentDualSrcAttachments to 1Dave Airlie2016-11-291-1/+1
* anv: set maxFragmentDualSrcAttachments to 1Dave Airlie2016-11-291-1/+1
* swr: [rasterizer memory] only clear up to the LOD sizeIlia Mirkin2016-11-281-2/+8
* swr: [rasterizer memory] hook up stencil clears for ClearTileIlia Mirkin2016-11-281-5/+8
* swr: [rasterizer memory] add support for clearing Z32F_X32 and Z16Ilia Mirkin2016-11-281-0/+2
* intel/aubinator: Pull useful information from the AUB headerJason Ekstrand2016-11-281-2/+32
* intel/aubinator: Wait to setup decoders until we parse the aub headerJason Ekstrand2016-11-281-23/+28
* intel/aubinator: Rework handling of the --gen flagJason Ekstrand2016-11-281-20/+16
* intel/aubinator: Trust the packet size in the header for SUBOPCODE_HEADERJason Ekstrand2016-11-281-14/+4
* intel/aubinator: Add a get_offset helperJason Ekstrand2016-11-281-10/+19
* intel/aubinator: Fix the kernel start pointer for 3DSTATE_HSJason Ekstrand2016-11-281-2/+2
* intel/aubinator: Add a get_address helperJason Ekstrand2016-11-281-16/+31
* intel/aubinator: Properly handle batch buffer chainingJason Ekstrand2016-11-281-1/+19
* swr: don't clear all dirty bits when changing so targetsIlia Mirkin2016-11-281-1/+1
* swr: [rasterizer core] fix typo in scissor tile-alignment logicIlia Mirkin2016-11-281-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-21 13:27:27 +0000