summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
* gitlab-ci: Update required libdrm versionAlexandros Frantzis2019-10-292-2/+2
* travis: fix scons build after deprecation warningEric Engestrom2019-10-291-2/+2
* anv: Fix output of INTEL_DEBUG=bat for chained batchesCaio Marcelo de Oliveira Filho2019-10-281-1/+1
* winsys/amdgpu: use the new GPU reset queryMarek Olšák2019-10-281-20/+37
* ac: get tcc_harvested from the kernelMarek Olšák2019-10-282-4/+9
* radeonsi: initialize shader compilers in threads on demandMarek Olšák2019-10-284-8/+14
* radeonsi: don't print diagnostic LLVM remarks and notesMarek Olšák2019-10-281-6/+3
* aco: Introduce vgpr_limit to keep track of available VGPRs.Timur Kristóf2019-10-286-5/+12
* aco: Implement subgroup shuffle in GFX10 wave64 mode.Timur Kristóf2019-10-286-16/+113
* aco: Remove dead code in reduction lowering.Rhys Perry2019-10-281-16/+14
* aco: Fix reductions on GFX10.Rhys Perry2019-10-283-18/+95
* loader: default to iris for all future PCI IDsEric Engestrom2019-10-286-38/+5
* anv: add a couple printflike() annotationsEric Engestrom2019-10-281-2/+4
* st/mesa: lower global vars to local after lowering clipErik Faye-Lund2019-10-281-0/+1
* iris: Create resource with aux_usage MCS_CCSSagar Ghuge2019-10-281-1/+2
* intel/isl: Support lossless compression with multisamplesSagar Ghuge2019-10-281-5/+1
* iris: Get correct resource aux usage for copySagar Ghuge2019-10-281-0/+1
* intel/blorp: Use isl_aux_usage_has_mcs instead of comparingSagar Ghuge2019-10-281-5/+7
* iris: Define MCS_CCS state transitions and usagesSagar Ghuge2019-10-282-5/+10
* iris: Initialize CCS to fast clear while using with MCSSagar Ghuge2019-10-281-3/+14
* intel/isl: Don't reconfigure aux surfaces for MCSSagar Ghuge2019-10-281-0/+3
* zink: emulate optional depth-formatsErik Faye-Lund2019-10-286-8/+42
* zink: error if VK_KHR_maintenance1 isn't supportedErik Faye-Lund2019-10-282-2/+7
* iris: Disallow incomplete resource creationNanley Chery2019-10-281-2/+6
* iris: Don't leak the resource for unsupported modifierNanley Chery2019-10-281-1/+1
* iris: Enable HIZ_CCS samplingNanley Chery2019-10-283-8/+24
* intel/blorp: Satisfy clear color rules for HIZ_CCSNanley Chery2019-10-281-1/+35
* intel: Fix and use HIZ_CCS write through modeNanley Chery2019-10-282-0/+7
* iris: Start using blorp_can_hiz_clear_depth()Nanley Chery2019-10-281-1/+7
* intel/blorp: Satisfy HIZ_CCS fast-clear alignmentsNanley Chery2019-10-281-0/+47
* intel: Refactor blorp_can_hiz_clear_depth()Nanley Chery2019-10-283-16/+19
* isl: Add isl_surf_supports_hiz_ccs_wt()Nanley Chery2019-10-282-0/+18
* iris: Enable HIZ_CCS in depth buffer instructionsNanley Chery2019-10-282-3/+7
* iris: Define initial HIZ_CCS state and transitionsNanley Chery2019-10-283-13/+20
* iris: Create an unusable secondary aux surfaceNanley Chery2019-10-282-6/+49
* iris: Don't guess the aux_usageNanley Chery2019-10-281-96/+72
* intel/blorp: Treat HIZ_CCS like HiZNanley Chery2019-10-281-2/+2
* intel/blorp: Assert against HiZ in surface statesNanley Chery2019-10-281-2/+1
* intel: Support HIZ_CCS in isl_surf_get_ccs_surfNanley Chery2019-10-286-16/+47
* isl: Reduce assertions during aux surf creationNanley Chery2019-10-281-5/+15
* intel: Enable CCS_E for R24_UNORM_X8_TYPELESS on TGL+Nanley Chery2019-10-282-1/+2
* intel: Use 3DSTATE_DEPTH_BUFFER::ControlSurfaceEnableNanley Chery2019-10-282-1/+2
* intel/isl: Support HIZ_CCS in emit_depth_stencil_hizJason Ekstrand2019-10-281-2/+10
* intel: Use RENDER_SURFACE_STATE::DepthStencilResourceNanley Chery2019-10-282-0/+6
* intel: Update alignment restrictions for HiZ surfaces.Jordan Justen2019-10-281-1/+7
* iris: Clear ::has_hiz when disabling auxNanley Chery2019-10-281-0/+1
* intel/blorp: Disable depth testing for slow depth clearsNanley Chery2019-10-281-5/+1
* intel: Enable CCS_E for some formats on Gen12Nanley Chery2019-10-282-29/+64
* isl: Redefine the CCS layout for Gen12Nanley Chery2019-10-285-15/+136
* isl: Add and use isl_tiling_flag_to_enum()Nanley Chery2019-10-282-2/+9
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-29 04:56:27 +0000