summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
* amd/registers: add JSON descriptions of registersNicolai Hähnle2019-06-031-0/+15985
* amd/registers: scripts for processing register descriptions in JSONNicolai Hähnle2019-06-035-0/+1631
* freedreno: Fix GCC build error.Vinson Lee2019-06-031-1/+1
* mesa: Use string literals for format stringsMark Janes2019-06-031-3/+3
* iris: Always reserve binding table space for NIR constantsCaio Marcelo de Oliveira Filho2019-06-032-9/+14
* iris: Print binding tables when INTEL_DEBUG=btCaio Marcelo de Oliveira Filho2019-06-033-0/+55
* iris: Compact binding tablesCaio Marcelo de Oliveira Filho2019-06-033-76/+234
* iris: Create an enum for the surface groupsCaio Marcelo de Oliveira Filho2019-06-033-35/+45
* iris: Handle binding table in the driverCaio Marcelo de Oliveira Filho2019-06-036-121/+232
* iris: Pull brw_nir_analyze_ubo_ranges() call out setup_uniformsCaio Marcelo de Oliveira Filho2019-06-031-3/+10
* spirv: Implement OpPtrEqual, OpPtrNotEqual and OpPtrDiffCaio Marcelo de Oliveira Filho2019-06-031-0/+64
* nir: Add functions to subtract and compare addressesCaio Marcelo de Oliveira Filho2019-06-032-0/+54
* nir: Add nir_ball_iequal() helperCaio Marcelo de Oliveira Filho2019-06-031-0/+13
* mesa: ARB program parser should clean parametersSergii Romantsov2019-06-032-2/+13
* freedreno/ir3: fix counting and printing for half registers.Hyunjun Ko2019-06-034-9/+20
* freedreno/ir3: Fix up the half reg source even when src instr==NULLNeil Roberts2019-06-031-3/+2
* freedreno/ir3: Add a 16-bit implementation of nir_op_imulNeil Roberts2019-06-031-9/+15
* freedreno/ir3: set dst type of alu instructions correctly.Hyunjun Ko2019-06-031-5/+8
* freedreno/ir3: adjust the bitsize of regs when an array loading.Hyunjun Ko2019-06-032-7/+16
* freedreno/ir3: convert back to 32-bit values for half constant registers.Hyunjun Ko2019-06-032-4/+54
* freedreno/ir3: check the type of regs of absneg opcode in is_same_type_mov.Hyunjun Ko2019-06-031-0/+16
* freedreno/ir3: set proper dst type for uniform according to the type of nir d...Hyunjun Ko2019-06-032-7/+14
* freedreno/ir3: Use output type size to set OUTPUT_REG_HALF_PRECISIONNeil Roberts2019-06-032-6/+2
* freedreno/ir3: Fix loading half-float immediate vectorsNeil Roberts2019-06-031-3/+12
* freedreno/ir3: immediately schedule meta instructionsRob Clark2019-06-031-0/+3
* freedreno/ir3: scheduler improvementsRob Clark2019-06-032-13/+115
* freedreno/ir3: sched should mark outputs usedRob Clark2019-06-031-19/+35
* mesa: EXT_dsa add selectorless matrix stack functionsPierre-Eric Pelloux-Prayer2019-06-035-112/+925
* mesa: factor out enum -> matrix stack lookupPierre-Eric Pelloux-Prayer2019-06-031-54/+56
* mesa: add new EXT_direct_state_access tokensTimothy Arceri2019-06-031-0/+4
* glapi: add EXT_direct_state_accessChris Forbes2019-06-033-0/+21
* mesa: add a list of EXT_direct_state_access to dispatch sanityTimothy Arceri2019-06-031-0/+210
* radeonsi: init sctx->dma_copy before using itPierre-Eric Pelloux-Prayer2019-06-031-3/+3
* d3dadapter9: Revert to old throttling limit valueAxel Davy2019-06-031-2/+4
* ac: use amdgpu-flat-work-group-sizeMarek Olšák2019-06-034-10/+15
* u_blitter: don't fail mipmap generation for depth formats containing stencilMarek Olšák2019-06-031-1/+2
* etnaviv: drop a bunch of duplicated gallium PIPE_CAP default codeChristian Gmeiner2019-06-031-157/+0
* radv: flush pending query reset caches before copying resultsSamuel Pitoiset2019-06-031-15/+25
* nir: copy intrinsic type when lowering load input/uniform and store outputJonathan Marek2019-06-032-0/+3
* ac,radv: remove the vec3 restriction with LLVM 9+Samuel Pitoiset2019-06-034-11/+18
* nir: Return nir_type_invalid for non-numeric base typesCaio Marcelo de Oliveira Filho2019-05-311-2/+14
* iris: Drop unused locals from iris_clear.c to avoid warningCaio Marcelo de Oliveira Filho2019-05-311-3/+0
* nir: remove bool lowering from lower_int_to_floatJonathan Marek2019-05-313-71/+45
* nir: fix lower_{int,bool}_to_float for new mov opcodeJonathan Marek2019-05-312-0/+2
* nir: add lower_bitshift optionJonathan Marek2019-05-314-3/+10
* nir: fix gather_ssa_typesJonathan Marek2019-05-311-36/+52
* nir: add type information to load uniform/input and store output intrinsicsJonathan Marek2019-05-314-10/+42
* nir: improvements to native_integers removalJonathan Marek2019-05-312-18/+2
* freedreno/a6xx: add 'type' to shader state keyRob Clark2019-05-312-0/+2
* freedreno/ir3: fix constlen versus indirect UBORob Clark2019-05-311-1/+8
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-22 22:19:03 +0000