summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* svga: simplify Mesa version stringEric Engestrom2018-08-161-1/+1
* bin: always define MESA_GIT_SHA1 to make it directly usable in codeEric Engestrom2018-08-166-27/+7
* git_sha1: simplify logicEric Engestrom2018-08-164-8/+3
* i965: drop unused assignmentEric Engestrom2018-08-161-2/+0
* anv: drop cast-to-void of used variableEric Engestrom2018-08-161-1/+0
* anv: use safer snprintf() to ensure NULL string-terminatorEric Engestrom2018-08-161-1/+1
* intel/batch-decoder: replace local ARRAY_LENGTH() macro with global ARRAY_SIZE()Eric Engestrom2018-08-161-3/+2
* intel: various python cleanupsEric Engestrom2018-08-165-26/+21
* egl: check for buffer overflow *before* corrupting our memoryEric Engestrom2018-08-161-4/+15
* egl/wayland: remove sign from bitfield `formats`Eric Engestrom2018-08-162-6/+6
* mailmap: add various typos of Emil's address from the logEric Engestrom2018-08-161-0/+5
* egl: some spelling fixesEric Engestrom2018-08-161-5/+5
* radv: initialize the DCC predicate correctly when it's compressedSamuel Pitoiset2018-08-161-1/+4
* radv: fix missing initialization of the conditional rendering stateSamuel Pitoiset2018-08-161-0/+1
* bin: split `write_if_different()` outEric Engestrom2018-08-161-7/+14
* bin: whitespace cleanupEric Engestrom2018-08-161-3/+3
* radv: Revert divisor = 0 case for vertex attribute extension.Bas Nieuwenhuizen2018-08-161-1/+1
* radv: Possible on-demand compilation fix.Bas Nieuwenhuizen2018-08-161-0/+8
* mesa/st: fix array indices off-by-one error in remappingGert Wollny2018-08-162-6/+6
* meson: fix build for egl platform_x11 without dri3 and gbmAlexander Tsoy2018-08-151-1/+1
* Revert "intel/nir: Call nir_lower_io_to_scalar_early"Jason Ekstrand2018-08-151-12/+5
* i965: do not emit empty surface stateErik Faye-Lund2018-08-151-0/+5
* intel/ppgtt: 4096 replaced by PAGE_SIZESergii Romantsov2018-08-151-6/+6
* intel/ppgtt: memory address alignmentSergii Romantsov2018-08-151-4/+3
* radv: add Doom workaroundTimothy Arceri2018-08-161-0/+3
* i965: Emitting 3DSTATE_SO_BUFFER of 0-size.Sergii Romantsov2018-08-151-4/+5
* virgl: report actual max-texture sizesErik Faye-Lund2018-08-152-0/+10
* virgl: do not use SP_MAX_TEXTURE_*_LEVELS definesErik Faye-Lund2018-08-151-7/+3
* docs: Add news item for 18.1.6Dylan Baker2018-08-151-0/+6
* radv: disable the auto-waitcnt-before-barrier LLVM optionSamuel Pitoiset2018-08-153-1/+4
* radv: fix memory leaks in radv_load_meta_pipeline()Samuel Pitoiset2018-08-151-2/+3
* radv: drop wrong initialization of COMPUTE_RESOURCE_LIMITSSamuel Pitoiset2018-08-151-3/+1
* docs: update calendar 18.2.0-rc3 is outAndres Gomez2018-08-151-8/+2
* radv/meta_decompress: fix pointer to integer conversionMauro Rossi2018-08-151-1/+1
* egl/android: fix regression in drm_gralloc path (v2)Mauro Rossi2018-08-151-0/+23
* mesa: shader dump/read support for ARB programsTapani Pälli2018-08-153-7/+31
* glsl: Avoid calling get_array_element for scalar constantsDanylo Piliaiev2018-08-151-1/+1
* radeonsi: enable 1 missing PS_SU perf counter on PolarisMarek Olšák2018-08-141-1/+1
* radeonsi: use radeon_info::nameMarek Olšák2018-08-143-40/+12
* ac: add radeon_info::nameMarek Olšák2018-08-143-2/+12
* radeonsi: split si_clear_buffer to remove enum si_methodMarek Olšák2018-08-146-53/+60
* radeonsi: replace CP_DMA_USE_L2 with enum si_cache_policyMarek Olšák2018-08-142-26/+41
* radeonsi: declare coher in si_copy_bufferMarek Olšák2018-08-141-8/+7
* radeonsi: make PFP_SYNC_ME an explicit CP DMA flagMarek Olšák2018-08-141-17/+25
* radeonsi: don't use emit_data->args in load_emitMarek Olšák2018-08-141-94/+37
* radeonsi: don't use emit_data->args in store_emitMarek Olšák2018-08-141-92/+71
* radeonsi: don't use emit_data->args in atomic_emitMarek Olšák2018-08-143-36/+47
* radeonsi: don't use emit_data->args in build_interp_intrinsicMarek Olšák2018-08-141-19/+13
* radeonsi: inline atomic_fetch_argsMarek Olšák2018-08-141-74/+51
* radeonsi: inline store_fetch_argsMarek Olšák2018-08-141-61/+42
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-21 11:08:43 +0000