summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* radv: refactor depth/stencil state setupDave Airlie2017-06-061-57/+62
* radv: use radv_foreach_stage in a couple of places.Dave Airlie2017-06-061-46/+12
* radeon: remove out of date LLVM_REVISION.txtEmil Velikov2017-06-052-4/+0
* docs: update calendar, add news item and link release notes for 17.1.2Juan A. Suarez Romero2017-06-053-7/+8
* docs: add sha256 checksums for 17.1.2Juan A. Suarez Romero2017-06-051-1/+2
* docs: add release notes for 17.1.2Juan A. Suarez Romero2017-06-051-0/+186
* gallium/u_threaded: fixes for MSVCBrian Paul2017-06-051-7/+9
* r600: refactor out some compressed resource state code.Dave Airlie2017-06-061-24/+28
* r600: document some of the missing shader constants.Dave Airlie2017-06-061-0/+4
* r600: add register info for atomic counters.Dave Airlie2017-06-062-0/+51
* r600: add missing RAT registers and operations.Dave Airlie2017-06-063-0/+59
* r600/sb: fix typo in field definitionsDave Airlie2017-06-061-1/+1
* tgsi/scan: fix scanning fragment shaders with PrimID and Position/FaceMarek Olšák2017-06-051-7/+10
* i965: Finalize miptrees before prepare_textureJason Ekstrand2017-06-051-0/+4
* gallium/u_threaded: remove 16 bytes from tc_batchMarek Olšák2017-06-052-3/+0
* gallium/u_threaded: align batches and call slots to 16 bytesMarek Olšák2017-06-052-3/+17
* st/mesa: don't load cached TGSI shaders on demandMarek Olšák2017-06-051-1/+6
* Android: use bionic pthread_barrier_* if possibleChih-Wei Huang2017-06-052-1/+2
* r600: fix incorrect and missing bit field in register headers.Dave Airlie2017-06-051-3/+4
* radv: use ac_compute_surfaceNicolai Hähnle2017-06-051-386/+6
* radv: prepare fmask surface creationDave Airlie2017-06-052-7/+7
* radv: use amdgpu_addr_createNicolai Hähnle2017-06-054-158/+5
* radv: stop using radv_amdgpu_winsys::familyNicolai Hähnle2017-06-052-2/+2
* radv: use ac_gpu_infoNicolai Hähnle2017-06-055-229/+13
* radv: remove radeon_info::nameNicolai Hähnle2017-06-053-30/+27
* radv: use ac_surface data structuresNicolai Hähnle2017-06-058-153/+81
* radv: rename radeon_surf::bo_{size,alignment} to surf_{size,alignment}Nicolai Hähnle2017-06-053-12/+13
* radv: remove unused RADEON_SURF_HAS_SBUFFER_MIPTREENicolai Hähnle2017-06-052-3/+1
* radv: remove radeon_surf_level::nblk_zNicolai Hähnle2017-06-053-6/+1
* radv: remove radeon_surf_level::dcc_enabledNicolai Hähnle2017-06-055-6/+7
* radv: remove radeon_surf_level::pitch_bytesNicolai Hähnle2017-06-055-13/+3
* radv: add surface helper variable in radv_GetImageSubresourceLayoutNicolai Hähnle2017-06-051-6/+7
* radv: fewer than 8 RBs are possibleNicolai Hähnle2017-06-051-2/+0
* ac/surface/gfx6: explicitly support S8 surfacesNicolai Hähnle2017-06-051-25/+50
* ac/nir: set workgroup size attribute to correct value.Dave Airlie2017-06-051-3/+32
* ac: add new helper function to add a integer target dependent function attr.Dave Airlie2017-06-052-0/+15
* radv: add external memory support.Dave Airlie2017-06-053-14/+183
* radv: Add VkPhysicalDeviceIDProperties support.Bas Nieuwenhuizen2017-06-052-2/+23
* radv: Add support for external queue family.Bas Nieuwenhuizen2017-06-051-1/+6
* radv/formats: reverse how the image format properties KHR2 is handledDave Airlie2017-06-051-30/+46
* radv: Dirty all descriptors sets when changing the pipeline.Bas Nieuwenhuizen2017-06-032-8/+14
* radv: Set both compute and graphics SGPRS on descriptor set flush.Bas Nieuwenhuizen2017-06-031-50/+50
* i965: Order write of query availablity with earlier writesChris Wilson2017-06-031-2/+11
* nvc0: Add support for ARB_post_depth_coverageLyude2017-06-029-1/+16
* st/mesa: Add support for ARB_post_depth_coverageLyude2017-06-022-1/+7
* gallium: Add a cap to check if the driver supports ARB_post_depth_coverageLyude2017-06-0217-0/+18
* gallium: Add TGSI shader token for ARB_post_depth_coverageLyude2017-06-023-0/+9
* nvc0: disable BGRA8 images on FermiLyude2017-06-021-5/+14
* i965: Simplify l3 way size computationsAnuj Phogat2017-06-021-10/+2
* i965: Add and initialize l3_banks field for gen7+Anuj Phogat2017-06-022-3/+27
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-25 01:40:04 +0000