summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* virgl: Remove debugging left-oversTomeu Vizoso2018-06-191-2/+0
* glsl: fix desktop glsl linking regressionTimothy Arceri2018-06-191-1/+2
* util: add allow_glsl_relaxed_es to drirc for Google Earth VRTimothy Arceri2018-06-191-0/+1
* mesa/util: add allow_glsl_relaxed_es driconfig overrideTimothy Arceri2018-06-198-10/+33
* util: add allow_glsl_builtin_const_expression to drirc for Google Earth VRTimothy Arceri2018-06-191-0/+4
* mesa/util: add allow_glsl_builtin_const_expression driconf overrideTimothy Arceri2018-06-197-1/+20
* util: manually extract the program name from program_invocation_nameTimothy Arceri2018-06-191-1/+10
* ac/surface: Set compressZ for stencil-only surfaces.Bas Nieuwenhuizen2018-06-191-1/+1
* anv: Use a single global API patch versionJason Ekstrand2018-06-182-8/+11
* radeonsi: enable OpenGL 3.3 compat profileTimothy Arceri2018-06-191-1/+1
* mesa: add ff fragment shader support for geom and tess shadersTimothy Arceri2018-06-191-1/+5
* v3d: Set the SO offsets correctly if we have to re-emit.Eric Anholt2018-06-185-4/+24
* gallium/hud: = should rename the last added data sourceMarek Olšák2018-06-181-1/+4
* anv: Disable constant buffer 0 being relative.Rafael Antognolli2018-06-182-1/+29
* anv/device: Check for kernel support of context isolation.Rafael Antognolli2018-06-182-0/+4
* intel/genxml: Add bitmasks for CS_DEBUG_MODE2/INSTPM.Rafael Antognolli2018-06-187-0/+32
* swr/rast: Clang-Format most rasterizer source codeAlok Hota2018-06-18114-22174/+27802
* radv: fix reported number of available VGPRsEric Engestrom2018-06-181-1/+1
* mesa: add missing return in error pathEric Engestrom2018-06-181-1/+3
* radv: Use less conservative approximation for context rolls.Bas Nieuwenhuizen2018-06-181-3/+6
* radv: fix bitwise checkEric Engestrom2018-06-181-1/+1
* meson: fix i965/anv/isl genX static lib namesEric Engestrom2018-06-183-3/+3
* mesa: Unconditionally enable floating-point texturesTimothy Arceri2018-06-187-71/+0
* intel/fs: shuffle_64bit_data_for_32bit_write is not used anymoreJose Maria Casanova Crespo2018-06-162-36/+0
* intel/fs: Use new shuffle_32bit_write for all 64-bit storage writesJose Maria Casanova Crespo2018-06-161-7/+6
* intel/fs: shuffle_32bit_load_result_to_64bit_data is not used anymoreJose Maria Casanova Crespo2018-06-162-58/+0
* intel/fs: Use shuffle_from_32bit_read for 64-bit FS load_inputJose Maria Casanova Crespo2018-06-161-4/+4
* intel/fs: shuffle_from_32bit_read at load_per_vertex_input at TCS/TESJose Maria Casanova Crespo2018-06-161-14/+8
* intel/fs: Use shuffle_from_32bit_read at VS load_inputJose Maria Casanova Crespo2018-06-161-10/+5
* intel/fs: Use shuffle_from_32bit_read for 64-bit gs_input_loadJose Maria Casanova Crespo2018-06-161-5/+5
* intel/fs: shuffle_from_32bit_read for 64-bit do_untyped_vector_readJose Maria Casanova Crespo2018-06-161-10/+2
* intel/fs: Remove old 16-bit shuffle/unshuffle functionsJose Maria Casanova Crespo2018-06-162-73/+0
* intel/fs: Use shuffle_for_32bit_write for 16-bits store_ssboJose Maria Casanova Crespo2018-06-161-5/+2
* intel/fs: Use shuffle_from_32bit_read to read 16-bit SSBOJose Maria Casanova Crespo2018-06-161-4/+2
* intel/fs: Use shuffle_from_32bit_read at VARYING_PULL_CONSTANT_LOADJose Maria Casanova Crespo2018-06-161-15/+2
* intel/fs: New shuffle_for_32bit_write and shuffle_from_32bit_readJose Maria Casanova Crespo2018-06-162-0/+54
* intel/fs: general 8/16/32/64-bit shuffle_src_to_dst functionJose Maria Casanova Crespo2018-06-161-0/+101
* appveyor: Consume LLVM 5.0.1.Jose Fonseca2018-06-161-2/+2
* ac: Clear meminfo to avoid valgrind warning.Bas Nieuwenhuizen2018-06-161-1/+1
* radv: fix emitting the TCS regs on GFX9Samuel Pitoiset2018-06-161-1/+0
* nir: Document a couple instances of parent_instrIan Romanick2018-06-151-0/+2
* i965/fs: Propagate conditional modifiers from not instructionsIan Romanick2018-06-151-1/+61
* i965/fs: Rearrange code to remove most of the gotosIan Romanick2018-06-151-11/+3
* i965/fs: Refactor propagation of conditional modifiers from compares to addsIan Romanick2018-06-151-57/+80
* i965/vec4: Optimize OR with 0 into a MOVIan Romanick2018-06-151-0/+8
* i965/vec4: Don't register coalesce into source of VS_OPCODE_UNPACK_FLAGS_SIMD4X2Ian Romanick2018-06-151-0/+9
* i965/fs: Optimize OR with 0 into a MOVIan Romanick2018-06-151-1/+2
* v3d: Handle a no-intersection scissor even if it's outside of the VP.Eric Anholt2018-06-151-10/+8
* v3d: Use the proper depth texture type for sampling.Eric Anholt2018-06-151-3/+3
* v3d: Limit shader threading according to our maximum TMU fifo usage.Eric Anholt2018-06-151-10/+24
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-29 10:17:00 +0000