summaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* iris: Skip msaa16 on gen < 9.Rafael Antognolli2019-02-211-15/+33
| | | | Also needed to add gen information to KEY_INIT.
* iris: Set program key fields for MCSKenneth Graunke2019-02-211-3/+6
|
* iris: don't use hiz for MSAA buffersKenneth Graunke2019-02-211-9/+12
|
* iris: some initial HiZ bitsKenneth Graunke2019-02-217-17/+146
|
* iris: disable aux for external thingsKenneth Graunke2019-02-211-1/+14
|
* iris: Resolves for computeKenneth Graunke2019-02-211-2/+8
|
* iris: consider framebuffer parameter for aux usagesKenneth Graunke2019-02-213-9/+13
|
* iris: Make blit code use actual aux usagesKenneth Graunke2019-02-211-2/+2
|
* iris: store modifier info in resKenneth Graunke2019-02-212-9/+14
|
* iris: pin the buffersKenneth Graunke2019-02-211-2/+12
|
* iris: resolve before transfer mapsKenneth Graunke2019-02-212-3/+12
|
* iris: be sure to skip buffers in resolve codeKenneth Graunke2019-02-211-0/+6
| | | | Buffers don't have ISL surfaces, and this can get us into trouble.
* iris: try to fix copyimage vs copybuffersKenneth Graunke2019-02-211-15/+18
|
* iris: actually use the multiple surf states for aux modesKenneth Graunke2019-02-211-10/+30
|
* iris: add some draw resolve hooksKenneth Graunke2019-02-216-47/+236
|
* iris: blorp using resolve hooksKenneth Graunke2019-02-212-6/+70
|
* iris: Initial import of resolve codeKenneth Graunke2019-02-215-8/+1050
|
* iris: create aux surface if neededKenneth Graunke2019-02-212-4/+159
|
* iris: Fill out SURFACE_STATE entries for each possible aux usageKenneth Graunke2019-02-211-14/+59
|
* iris: Fill out res->aux.possible_usagesKenneth Graunke2019-02-211-5/+66
|
* iris: Add iris_resource fields for aux surfacesKenneth Graunke2019-02-212-0/+54
| | | | But without fast clears or HiZ per-level tracking just yet.
* iris: Emit default L3 config for the render pipelineJordan Justen2019-02-211-23/+38
| | | | Signed-off-by: Jordan Justen <[email protected]>
* iris: Always emit at least one BLEND_STATEKenneth Graunke2019-02-211-1/+8
|
* iris: Add missing depth cache flushesKenneth Graunke2019-02-211-0/+5
|
* iris: Simplify iris_get_depth_stencil_resourcesKenneth Graunke2019-02-211-5/+1
| | | | | | | | We can safely assume that the given resource is depth, depth/stencil, or stencil already. The stencil-only case is easily detectable with a single format check, and all other cases are handled identically. This saves some CPU overhead.
* iris: Make an IRIS_MAX_MIPLEVELS defineKenneth Graunke2019-02-212-1/+3
|
* iris: Store internal_format when getting resource from handle.Rafael Antognolli2019-02-211-0/+1
|
* iris: Move create and bind driver hooks to the end of iris_program.cKenneth Graunke2019-02-211-330/+312
| | | | | | | | This just moves the code for dealing with pipe_shader_state / pipe_compute_state / iris_uncompiled_shader to the end of the file. Now that those do precompiles, they want to call the actual compile functions. Putting them at the end eliminates the need for a bunch of prototypes.
* iris: implement clearing render target and depth stencilTimur Kristóf2019-02-211-107/+184
| | | | v2 (Kenneth Graunke): split color/depthstencil cases, fix iris_clear
* iris: Drop XXX about checking for swizzlingKenneth Graunke2019-02-211-2/+1
| | | | | | | | | | | | | Caio noted that this is not necessary on Gen8+: "Before Gen8, there was a historical configuration control field to swizzle address bit[6] for in X/Y tiling modes. This was set in three different places: TILECTL[1:0], ARB_MODE[5:4], and DISP_ARB_CTL[14:13]. For Gen8 and subsequent generations, the swizzle fields are all reserved, and the CPU's memory controller performs all address swizzling modifications." Since we don't support earlier hardware, we can skip it entirely.
* iris: Set HasWriteableRT correctlyKenneth Graunke2019-02-212-1/+45
| | | | A bit of irritating state cross dependency here, but nothing too hard
* iris: Set 3DSTATE_WM::ForceThreadDispatchEnableKenneth Graunke2019-02-211-0/+4
| | | | | | | | The Vulkan driver only sets this if color writes are disabled, which is more conservative - but would require us to inspect blend state. (If color writes are enabled, we don't need to force anything, because the internal signal is already correct. But it shouldn't hurt to do so.)
* iris: Drop XXX about alpha testingKenneth Graunke2019-02-211-3/+1
| | | | | | I was misreading i965 - the 3DSTATE_WM::PixelShaderKillsPixel bit from Gen < 8 needed all of this, but the 3DSTATE_PS_EXTRA bit only needs prog_data->uses_kill.
* iris: improve PIPE_CAP_VIDEO_MEMORY bogus valueAndre Heider2019-02-211-1/+1
| | | | | | -1 is a little too bogus for most games ;) Signed-off-by: Andre Heider <[email protected]>
* iris: fix build with gallium nineAndre Heider2019-02-212-3/+4
| | | | Signed-off-by: Andre Heider <[email protected]>
* iris: Stop chopping off the first nine characters of the renderer stringKenneth Graunke2019-02-211-1/+1
|
* iris: rework num textures to util_lastbitKenneth Graunke2019-02-212-6/+10
|
* iris: Add PIPE_CAP_MAX_VARYINGSKenneth Graunke2019-02-211-0/+1
|
* iris: Make a iris_batch_reference_signal_syncpt helper function.Kenneth Graunke2019-02-213-7/+22
| | | | Suggested by Chris Wilson. More obvious what's going on.
* iris: Use READ_ONCE and WRITE_ONCE for snapshots_landedKenneth Graunke2019-02-213-7/+8
| | | | | | Suggested by Chris Wilson, if only to make it obvious to the human readers that these are volatile reads. It may also be necessary for the compiler in a few cases.
* iris: Fix accidental busy-looping in query waitsKenneth Graunke2019-02-211-1/+1
| | | | | | | | | | | When switching from bo_wait to sync-points, I missed that we turned an if (not landed) bo_wait into a while (not landed) check_syncpt(), which has a timeout of 0. This meant, rather than sleeping until the batch is complete, we'd busy-loop, continually asking the kernel "is the batch done yet???". This is not what we want at all - if we wanted a busy loop, we'd just loop on !snapshots_landed. We want to sleep. Add an effectively infinite timeout so that we sleep.
* iris: Add a timeout_nsec parameter, rename check_syncpt to wait_syncptKenneth Graunke2019-02-213-6/+9
| | | | I want to be able to wait with a non-zero timeout from elsewhere.
* iris: Don't allocate a BO per query objectSagar Ghuge2019-02-215-45/+97
| | | | | | | | | | | Instead of allocating 4K BO per query object, we can create a large blob of memory and split it into pieces as required. Having one BO for multiple query objects, we don't want to wait on all of them, instead when we write last snapshot, we create a sync point, and check syncpoints while waiting on particular object. Signed-off-by: Sagar Ghuge <[email protected]>
* iris: Implement ALT mode for ARB_{vertex,fragment}_shaderKenneth Graunke2019-02-211-2/+4
| | | | Fixes gl-1.0-spot-light
* iris: Fix bug in bound vertex buffer trackingKenneth Graunke2019-02-211-3/+3
| | | | res might be NULL, at which point this is an unbind.
* iris: minor tidyingKenneth Graunke2019-02-212-40/+15
|
* iris: Unreference some more things on state module teardownKenneth Graunke2019-02-211-2/+21
|
* iris: Drop dead state_size hash tableKenneth Graunke2019-02-212-24/+2
| | | | | | | | I inherited this from i965. It would be nice to track the state size so INTEL_DEBUG=color,bat decoding can print the right number of e.g. binding table entries or blend states, but...without a single point of entry for state, it's a little tricky to get right. Punt for now, and drop the dead code in the meantime.
* iris: Drop comment about ISP_DISKenneth Graunke2019-02-211-2/+0
| | | | | | | i965 re-emits 3DSTATE_CONSTANT_* on every batch, so there's no point in restoring the constants from the context. Iris actually re-pins the constant buffers properly across the batch, and avoids re-emitting the constant packets unless it's necessary. So, we don't want ISP_DIS.
* iris: Enable PIPE_CAP_COMPACT_ARRAYSKenneth Graunke2019-02-211-0/+1
|
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-28 18:39:55 +0000