summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
* omx/h264: remove stray semicolon after ifDave Airlie2014-09-031-1/+1
* vdpau: unlock the mutex on error paths in attribute setting.Dave Airlie2014-09-031-12/+26
* u_primconvert: Use u_upload_mgr for our little IB allocations.Eric Anholt2014-09-021-11/+9
* u_primconvert: Shut up compiler warning.Eric Anholt2014-09-021-1/+1
* gbm: Fix gallium build when X11 is in a non-system directoryEric Anholt2014-09-021-0/+1
* vc4: Handle a couple of the transfer map flags.Eric Anholt2014-09-022-4/+12
* meta: Make MESA_META_DRAW_BUFFERS restore properlyKristian Høgsberg2014-09-021-34/+4
* Revert "mesa: fix make tarballs"Emil Velikov2014-09-022-3/+1
* mesa/program_cache: calloc the correct size for the cache.Dave Airlie2014-09-021-1/+1
* radeonsi: Compile dummy pixel shader on demandMichel Dänzer2014-09-022-8/+10
* u_blitter: Create all shaders on demandMichel Dänzer2014-09-021-43/+104
* r600g,radeonsi: Inform the kernel if a BO will likely be accessed by the CPUMichel Dänzer2014-09-023-11/+23
* glsl: free uniform_map on failure path.Dave Airlie2014-09-021-1/+3
* main/cs: Add gl_context::ComputeProgramPaul Berry2014-09-011-0/+15
* mesa: Convert NewDriverState to 64-bitsJordan Justen2014-09-016-13/+25
* i965: Modify state upload to allow 2 different sets of state atoms.Paul Berry2014-09-012-25/+32
* i965: Modify dirty bit handling to support 2 pipelines.Paul Berry2014-09-014-16/+46
* i965: Create a macro for checking a dirty bit.Paul Berry2014-09-012-1/+7
* i965: Create a macro for setting all dirty bits.Paul Berry2014-09-014-7/+18
* i965: Create a macro for setting a dirty bit.Paul Berry2014-09-0132-67/+74
* i965: add missing parens in vec4 visitorDave Airlie2014-09-021-1/+2
* nouveau: don't leak dec struct on errorDave Airlie2014-09-021-1/+1
* xvmc/tests: %C isn't a valid printf specifier.Dave Airlie2014-09-021-2/+2
* nouveau/nv40: quiten coverity warning in unused vertex texture code.Dave Airlie2014-09-021-0/+1
* nv50: remove unused variablesIlia Mirkin2014-09-012-2/+0
* mesa: force height of 1D textures to be 1 in texture viewsIlia Mirkin2014-09-011-0/+3
* nv50: attach the buffer bo to the miptree structuresIlia Mirkin2014-09-011-8/+5
* nv50: mt address may not be the underlying bo's start addressIlia Mirkin2014-09-013-12/+14
* nv50: set the miptree address when clearing bo's in vp2 initIlia Mirkin2014-09-011-0/+2
* nv50/ir: avoid creating instructions that can't be emittedIlia Mirkin2014-09-011-0/+4
* nvc0: don't make 1d staging textures linearIlia Mirkin2014-09-011-1/+0
* nv50: zero out unbound samplersIlia Mirkin2014-09-011-2/+5
* nvc0/ir: avoid infinite recursion when finding first uses of texIlia Mirkin2014-09-012-8/+29
* freedreno/ir3: add DDX/DDYRob Clark2014-09-011-4/+53
* freedreno/ir3: don't keep IR aroundRob Clark2014-09-011-1/+6
* i965/fs: Don't segfault when debug-logging a null programJason Ekstrand2014-09-011-2/+2
* i965/vec4: Don't segfault when debug-logging a null programJason Ekstrand2014-09-011-2/+2
* radeonsi: implement EXPCLEAR optimization for depthMarek Olšák2014-09-015-2/+23
* r600g,radeonsi: initialize HTILE to fully-expanded stateMarek Olšák2014-09-011-1/+3
* radeonsi: implement fast depth clearMarek Olšák2014-09-014-2/+21
* radeonsi: move DB_RENDER_CONTROL into draw_vboMarek Olšák2014-09-015-58/+46
* radeonsi: disable occlusion queries if they are not neededMarek Olšák2014-09-011-0/+8
* r600g,radeonsi: force fast stencil and HTILE stencil off, fixing a Hyper-Z hangMarek Olšák2014-09-012-9/+14
* r600g: set VGT_ENHANCE=4 on R7xxMarek Olšák2014-09-012-0/+2
* r600g: expose AMD_vertex_shader_layer and *_viewport_index on R600-R700Marek Olšák2014-09-011-1/+1
* r600g: fix layered clearMarek Olšák2014-09-011-1/+2
* r600g: some DB bug workarounds for R6xx DB flushingMarek Olšák2014-09-011-0/+7
* r600g: enable fast depth clear for array textures and cubemapsMarek Olšák2014-09-011-1/+2
* r600g: use HTILE allocator from SIMarek Olšák2014-09-013-47/+23
* r600g: set DB_DEPTH_SIZE.HEIGHT_TILE_MAX for EG/CM, inline other fieldsMarek Olšák2014-09-011-9/+12