summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* anv/blorp: Rework HiZ ops to look like MCS and CCSJason Ekstrand2018-02-083-26/+34
* anv/blorp: Support ISL_AUX_USAGE_HIZ in surf_for_anv_imageJason Ekstrand2018-02-081-16/+6
* anv/blorp: Rework image clear/resolve helpersJason Ekstrand2018-02-083-104/+166
* intel/isl: Codify AUX operations in an enumJason Ekstrand2018-02-081-25/+49
* r600/sb: Check whether optimizations would result in reladdr conflictGert Wollny2018-02-093-4/+55
* r600g: Implement spilling of temp arrays (v2)Glenn Kennard2018-02-093-8/+292
* r600/sb: handle scratch mem reads on r600Dave Airlie2018-02-092-5/+23
* r600g/sb: Add dependency tracking for scratch opsGlenn Kennard2018-02-098-4/+22
* r600g/sb: Support scratch opsGlenn Kennard2018-02-095-1/+153
* r600g: Implement scratch buffer state management (v2)Glenn Kennard2018-02-096-1/+152
* r600g: Add pending output functionGlenn Kennard2018-02-092-0/+22
* r600g: Support emitting scratch opsGlenn Kennard2018-02-094-1/+77
* r600: fix texture gather swizzling.Dave Airlie2018-02-091-7/+7
* ac: add 64bit support to ac_find_lsb()Timothy Arceri2018-02-091-2/+20
* ac: move get_elem_bits() to ac_llvm_build.cTimothy Arceri2018-02-093-26/+30
* ac: add 64bit bitCount supportTimothy Arceri2018-02-091-1/+6
* ac/nir: clean up handle_fs_outputs_post()Samuel Pitoiset2018-02-081-26/+38
* ac/nir: add radv_load_output() helperSamuel Pitoiset2018-02-081-20/+20
* ac/shader: scan info about output PS declarationsSamuel Pitoiset2018-02-085-16/+52
* ac/nir: add radv_export_param() helperSamuel Pitoiset2018-02-081-21/+22
* ac/nir: remove set but unused export_maskSamuel Pitoiset2018-02-082-2/+0
* ac/nir: remove dead code in handle_vs_outputs_post()Samuel Pitoiset2018-02-081-8/+1
* ac/nir: remove useless check in si_llvm_init_export_args()Samuel Pitoiset2018-02-081-3/+0
* ac/nir: use ac_build_export_null()Samuel Pitoiset2018-02-081-2/+1
* ac: add ac_build_export_null() helperSamuel Pitoiset2018-02-083-20/+20
* meson: Add build option for toolsScott D Phillips2018-02-087-7/+24
* intel: Add Coffee Lake brand stringsAnuj Phogat2018-02-081-3/+3
* gallium/util: silence clang warning in blitter codeBrian Paul2018-02-081-1/+1
* tgsi: s/unsigned/enum tgsi_semantic/ in ureg_DECL_output()Brian Paul2018-02-081-1/+1
* tgsi: use TGSI_INTERPOLATE_x arguments instead of zeros in ureg codeBrian Paul2018-02-081-2/+5
* gallium/util: s/uint/enum tgsi_semantic/ in simple shader codeBrian Paul2018-02-085-11/+11
* tgsi: s/unsigned/enum pipe_shader_type/ in ureg codeBrian Paul2018-02-082-5/+9
* gallium/util: s/uint/enum tgsi_semantic/ in u_blitter.cBrian Paul2018-02-081-4/+6
* st/mesa: s/unsigned/enum tgsi_semantic/ st_cb_drawpixels.cBrian Paul2018-02-081-1/+1
* vbo: add a comment on vbo_draw_transform_feedback()Brian Paul2018-02-081-0/+8
* gallium/util: trivial whitespace/formatting fixes in u_blit.cBrian Paul2018-02-081-9/+9
* vbo: improve comments on vbo_draw_func()Brian Paul2018-02-081-4/+5
* cso: add a couple sanity check assertions in cso_draw_vbo()Brian Paul2018-02-081-0/+6
* st/mesa: rename some vars related to indirect draw countBrian Paul2018-02-081-6/+7
* st/mesa: remove out_num_textures from update_texturesMarek Olšák2018-02-081-20/+12
* st/mesa: don't store non-fragment sampler states and views in st_contextMarek Olšák2018-02-086-62/+61
* i965: perf: cleanup detection of kernel support for loadable configsLionel Landwerlin2018-02-081-15/+2
* i965: perf: use drmIoctl() instead of ioctl()Lionel Landwerlin2018-02-081-2/+2
* i965: perf: add debug messages for loaded configsLionel Landwerlin2018-02-081-0/+2
* r600: implement tg4 integer workaround. (v2)Dave Airlie2018-02-081-0/+162
* r600: clean up initial shader register setupGlenn Kennard2018-02-081-20/+17
* r600: partly fix sampleMaskIn valueRoland Scheidegger2018-02-081-0/+54
* r600: clean up fragment shader input scan codeRoland Scheidegger2018-02-081-52/+23
* mesa: (trivial) remove unused ignore_sample_qualifier_parameterRoland Scheidegger2018-02-083-10/+6
* r600/cm: (trivial) code cleanup for emitting msaa stateRoland Scheidegger2018-02-083-16/+14