index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
Commit message (
Expand
)
Author
Age
Files
Lines
*
tgsi/scan: fix scanning fragment shaders with PrimID and Position/Face
Marek Olšák
2017-06-05
1
-7
/
+10
*
i965: Finalize miptrees before prepare_texture
Jason Ekstrand
2017-06-05
1
-0
/
+4
*
gallium/u_threaded: remove 16 bytes from tc_batch
Marek Olšák
2017-06-05
2
-3
/
+0
*
gallium/u_threaded: align batches and call slots to 16 bytes
Marek Olšák
2017-06-05
2
-3
/
+17
*
st/mesa: don't load cached TGSI shaders on demand
Marek Olšák
2017-06-05
1
-1
/
+6
*
Android: use bionic pthread_barrier_* if possible
Chih-Wei Huang
2017-06-05
2
-1
/
+2
*
r600: fix incorrect and missing bit field in register headers.
Dave Airlie
2017-06-05
1
-3
/
+4
*
radv: use ac_compute_surface
Nicolai Hähnle
2017-06-05
1
-386
/
+6
*
radv: prepare fmask surface creation
Dave Airlie
2017-06-05
2
-7
/
+7
*
radv: use amdgpu_addr_create
Nicolai Hähnle
2017-06-05
4
-158
/
+5
*
radv: stop using radv_amdgpu_winsys::family
Nicolai Hähnle
2017-06-05
2
-2
/
+2
*
radv: use ac_gpu_info
Nicolai Hähnle
2017-06-05
5
-229
/
+13
*
radv: remove radeon_info::name
Nicolai Hähnle
2017-06-05
3
-30
/
+27
*
radv: use ac_surface data structures
Nicolai Hähnle
2017-06-05
8
-153
/
+81
*
radv: rename radeon_surf::bo_{size,alignment} to surf_{size,alignment}
Nicolai Hähnle
2017-06-05
3
-12
/
+13
*
radv: remove unused RADEON_SURF_HAS_SBUFFER_MIPTREE
Nicolai Hähnle
2017-06-05
2
-3
/
+1
*
radv: remove radeon_surf_level::nblk_z
Nicolai Hähnle
2017-06-05
3
-6
/
+1
*
radv: remove radeon_surf_level::dcc_enabled
Nicolai Hähnle
2017-06-05
5
-6
/
+7
*
radv: remove radeon_surf_level::pitch_bytes
Nicolai Hähnle
2017-06-05
5
-13
/
+3
*
radv: add surface helper variable in radv_GetImageSubresourceLayout
Nicolai Hähnle
2017-06-05
1
-6
/
+7
*
radv: fewer than 8 RBs are possible
Nicolai Hähnle
2017-06-05
1
-2
/
+0
*
ac/surface/gfx6: explicitly support S8 surfaces
Nicolai Hähnle
2017-06-05
1
-25
/
+50
*
ac/nir: set workgroup size attribute to correct value.
Dave Airlie
2017-06-05
1
-3
/
+32
*
ac: add new helper function to add a integer target dependent function attr.
Dave Airlie
2017-06-05
2
-0
/
+15
*
radv: add external memory support.
Dave Airlie
2017-06-05
3
-14
/
+183
*
radv: Add VkPhysicalDeviceIDProperties support.
Bas Nieuwenhuizen
2017-06-05
2
-2
/
+23
*
radv: Add support for external queue family.
Bas Nieuwenhuizen
2017-06-05
1
-1
/
+6
*
radv/formats: reverse how the image format properties KHR2 is handled
Dave Airlie
2017-06-05
1
-30
/
+46
*
radv: Dirty all descriptors sets when changing the pipeline.
Bas Nieuwenhuizen
2017-06-03
2
-8
/
+14
*
radv: Set both compute and graphics SGPRS on descriptor set flush.
Bas Nieuwenhuizen
2017-06-03
1
-50
/
+50
*
i965: Order write of query availablity with earlier writes
Chris Wilson
2017-06-03
1
-2
/
+11
*
nvc0: Add support for ARB_post_depth_coverage
Lyude
2017-06-02
9
-1
/
+16
*
st/mesa: Add support for ARB_post_depth_coverage
Lyude
2017-06-02
2
-1
/
+7
*
gallium: Add a cap to check if the driver supports ARB_post_depth_coverage
Lyude
2017-06-02
17
-0
/
+18
*
gallium: Add TGSI shader token for ARB_post_depth_coverage
Lyude
2017-06-02
3
-0
/
+9
*
nvc0: disable BGRA8 images on Fermi
Lyude
2017-06-02
1
-5
/
+14
*
i965: Simplify l3 way size computations
Anuj Phogat
2017-06-02
1
-10
/
+2
*
i965: Add and initialize l3_banks field for gen7+
Anuj Phogat
2017-06-02
2
-3
/
+27
*
i965: Replace 0 with ISL_FORMAT_UNSUPPORTED in format table (v2)
Chad Versace
2017-06-02
2
-92
/
+6
*
st/dri: Use fence extension in drisw.c
Gurchetan Singh
2017-06-02
1
-0
/
+2
*
st/dri: move fence implemention into separate file
Gurchetan Singh
2017-06-02
4
-203
/
+263
*
mesa: document range of SampleCoverageValue, MinSampleShadingValue
Brian Paul
2017-06-02
1
-2
/
+2
*
xlib: fix glXGetCurrentDisplay() failure
Brian Paul
2017-06-02
4
-5
/
+18
*
radv: realign cp dma code with radeonsi
Dave Airlie
2017-06-02
1
-86
/
+70
*
radv: bump some base addresses to 64-bits.
Dave Airlie
2017-06-02
1
-9
/
+9
*
radv: factor out eop event writing code. (v2)
Dave Airlie
2017-06-02
4
-65
/
+82
*
radv: factor out si_emit_wait_fence code.
Dave Airlie
2017-06-02
4
-22
/
+20
*
intel/blorp: Handle gen6 stencil/HiZ offsets in the back-end
Jason Ekstrand
2017-06-01
5
-74
/
+41
*
intel/isl: Add a helper for getting the byte/tile offset of a subimage
Jason Ekstrand
2017-06-01
3
-9
/
+64
*
intel/isl: Make get_intratile_offset_el take the element size in bits
Jason Ekstrand
2017-06-01
3
-9
/
+6
[next]